- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11731 > ORT8850H-1BM680C (Lattice Semiconductor Corporation)IC FPSC TRANSCEIVER 8CH 680-BGA PDF資料下載
參數(shù)資料
| 型號： | ORT8850H-1BM680C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 34/105頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPSC TRANSCEIVER 8CH 680-BGA |
| 產(chǎn)品變化通告： | Product Discontinuation 01/Aug/2011 |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
Lattice Semiconductor
ORCA ORT8850 Data Sheet
34
Scrambling
To ensure a 1's density for the SERDES the data stream is scrambled using a frame-synchronous scrambler with a
sequence length of 127. The scrambling function can be disabled by setting a control register bit (0x3000C). The
generating polynomial for the scrambler is 1 + x
6 + x7. This polynomial conforms to the standard SONET STS-12
data format. The scrambler is reset to 1111111 on the rst byte of the SPE (byte following the Z0 byte in the twelfth
STS-1). The scrambler runs continuously from that byte on throughout the remainder of the frame. The A1, A2, J0,
and Z0 bytes are not scrambled.
After scrambling, the serial data is broadcast to both the work and protect LVDS buffers.
Receive Path Logic
Each of the two SONET logic blocks has four receiving channels which can be treated as one STS-48 stream or as
four independent STS-12 or STS-3 channels.The received data streams are processed and passed to the FPGA
logic.
When doing multichannel alignment of two or more data streams, the receiver can handle the data streams with
frame offsets of up to 18 bytes due to timing skews between cards and along backplane traces or other transmis-
sion medium. For multichannel alignment capability to operate properly, it should be noted that while the skew
between channels can be very large, they must operate at the exact same frequency (0 ppm frequency deviation),
thus requiring that the transmitters sourcing the data being received be driven by the same clock source.
Each STM block receives the serial streams of STS-12 data (maximum of four streams per quad) from the LVDS
inputs. There is no received clock input. There are two sets of receive LVDS pins, RXDxx_W_[P:N] and
RXDxx_P_[P:N]. If the LVDS protection switching is used, the RXDxx_W_[P:N] LVDS inputs are used to accept the
main data while the RXDxx_P_[P:N] LVDS inputs are used to accept the protect data.
Once the serial data is received from the LVDS inputs it goes through the following processing steps:
The clock for the received data is recovered from the received serial data stream and a serial to parallel conver-
sion is performed on the data
The frame format of the incoming data is reconstructed (optional). The data is descrambled using the standard
STS-12 polynomial (optional)
A B1 parity error check is performed on the data from the previously transmitted frame
The channel alignment FIFO perform channel alignments on groups of incoming data streams (optional) and/or
simply perform the domain transfer from the recovered clock to the local reference clock.
The SONET pointer interpreter and pointer mover detect the location of the SPE and C1J1 bytes and additionally
inserts 0xFFs instead of received data into the data path, if an line Alarm Indication Signal (AIS-L) is detected.
The offset pointers are adjusted to point to the location of the J1 byte.
The received parallel data, parity, recovered clock, SPE and C1J1 indicators and TOH parallel data is sent to the
FPGA logic.
These processing steps are described in more detail in the following sections. A block diagram of the receive path
logic is shown in Figure 16. All processing except the CDR functions (clock recovery and serial to parallel conver-
sion) is optional. If all processing except the SERDES is deselected, the device is said to be operating in the
"bypass" mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ORT82G5-2F680I | IC FPSC TRANSCEIVER 8CH 680-BGA |
| ORT82G5-2F680C | IC FPSC TRANSCEIVER 8CH 680-BGA |
| D38999/26JC8PN | CONN PLUG 8POS STRAIGHT W/PINS |
| MS27467T25F61SC | CONN PLUG 61POS STRAIGHT W/SCKT |
| 31-320-RFX | BNC PLUG, CRIMP RG-58 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORT8850H-1BM680I | 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT8850H-1BMN680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT8850H-1BMN680I | 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT8850H-2BM680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT8850H-2BMN680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。