參數(shù)資料
型號: MTVX2602
廠商: Zarlink Semiconductor Inc.
英文描述: Managed 24 Port 10/100 Mbps Ethernet Switch
中文描述: 管理的24端口10/100 Mbps以太網(wǎng)交換機
文件頁數(shù): 13/147頁
文件大?。?/td> 924K
代理商: MTVX2602
MVTX2602
Data Sheet
13
Zarlink Semiconductor Inc.
1.0 Block Functionality
1.1 Frame Data Buffer (FDB) Interfaces
The FDB interface supports pipelined synchronous burst SRAM (SBRAM) memory at 100 MHz. To ensure a non-
blocking switch, one memory domain with a 64 bit wide memory bus is required. At 100 MHz the aggregate
memory bandwidth is 6.4 Gbps which is enough to support 24 10/100 Mbps.
The Switching Database is also located in the external SRAM; it is used for storing MAC addresses and their
physical port number.
1.2 10/100 MAC Module (RMAC)
The 10/100 Media Access Control module provides the necessary buffers and control interface between the
Frame Engine (FE) and the external physical device (PHY). The MVTX2602 has two interfaces, RMII or Serial
(only for 10 M). The 10/100 MAC of the MVTX2602 device meets the IEEE 802.3 specification. It is able to operate
in either Half or Full Duplex mode with a back pressure/flow control mechanism. In addition, it will automatically
retransmit upon collision for up to 16 total transmissions. The PHY addresses for the 24 10/100 MACs are from
08h to 1Fh.
1.3 CPU Interface Module
One extra port is dedicated to the CPU via the CPU interface module. The CPU interface utilizes a 16/8-bit bus in
managed mode (Bootstrap pin TSTOUT6 makes the selection). It also supports a serial and an I2C interface which
provides an easy way to configure the system if unmanaged.
1.4 Management Module
The CPU can send a control frame to access or configure the internal network management database. The
Management Module decodes the control frame and executes the functions requested by the CPU.
1.5 Frame Engine
The main function of the frame engine is to forward a frame to its proper destination port or ports. When a frame
arrives the frame engine parses the frame header (64 bytes) and formulates a switching request which is sent to
the search engine to resolve the destination port. The arriving frame is moved to the FDB. After receiving a switch
response from the search engine the frame engine performs transmission scheduling based on the frame’s
priority. The frame engine forwards the frame to the MAC module when the frame is ready to be sent.
1.6 Search Engine
The Search Engine resolves the frame’s destination port or ports according to the destination MAC address (L2) or
IP multicast address (IP multicast packet) by searching the database. It also performs MAC learning, priority
assignment and trunking functions.
1.7 LED Interface
The LED interface provides a serial interface for carrying 24 port status signals.
1.8 Internal Memory
Several internal tables are required and are described as follows:
Frame Control Block (FCB) - Each FCB entry contains the control information of the associated frame
stored in the FDB, e.g., frame size, read/write pointer, transmission priority, etc.
相關(guān)PDF資料
PDF描述
MU456FC-RD SUPER RED 0.56 FOUR DIGIT NUMERIC DISPLAYS
MU9C1480A-90DC Content Addressable Memory
MU9C1480A-90DI Content Addressable Memory
MU9C1480B-50TAC Content Addressable Memory
MU9C1480B-70TAC Content Addressable Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MTW 106 D 制造商:KNITTER-SWITCH 功能描述:TOGGLE SWITCH SPST ON-ON
MTW 106 E 制造商:KNITTER-SWITCH 功能描述:SWITCH SPST ON-OFF-ON
MTW 106 G 制造商:knitter-switch 功能描述:
MTW 206 N 制造商:KNITTER-SWITCH 功能描述:TOGGLE SWITCH DPDT ON-ON
MTW 206 P 制造商:KNITTER-SWITCH 功能描述:SWITCH DPDT ON-OFF-ON