參數(shù)資料
型號(hào): MT9074AL
廠商: Mitel Networks Corporation
英文描述: T1/E1/J1 Single Chip Transceiver
中文描述: T1/E1/J1收發(fā)單芯片收發(fā)器
文件頁(yè)數(shù): 34/122頁(yè)
文件大?。?/td> 372K
代理商: MT9074AL
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
MT9074
Advance Information
34
will
synchronization is acquired.
become
unfrozen
when
multiframe
When the CAS signalling interrupt is unmasked
(page 01H, address 1EH, SIGI=0), pin IRQ (pin 12 in
PLCC, 85 in MQFP) will become active when a
signalling nibble state change is detected in any of
the 30 receive channels.
In CCS mode the data transmit on channel 16 is
either sourced from channel 16 data on DSTi or from
the pin CSTi. Data received from channel 16 is
clocked out on CSTo (pin 5 in PLCC, pin 70 in
MQFP). By dividing down the extracted 2.048 MHz
clock.
Loopbacks
In order to meet PRI Layer 1 requirements and to
assist in circuit fault sectioning, the MT9074 has six
loopback functions. These are as follows:
a) Digital loopback (DSTi to DSTo at the framer/LIU
interface). Bit DLBK = 0 normal; DLBK = 1 activate.
b) Remote loopback (RTIP and RRING to TTIP and
TRING respectively at the DS1 side). Bit RLBK = 0
normal; RLBK = 1 activate.
c) ST-BUS loopback (DSTi to DSTo at the system
side). Bit SLBK = 0 normal; SLBK = 1 activate.
d) Payload loopback (RTIP and RRING to TTIP and
TRING respectively at the system side). Bit PLBK =
0 normal; PLBK = 1 activate. The payload loopback
is effectively a physical connection of DSTo to DSTi
within the MT9074. Sbit information and the DL
originate at the point of loopback.
e) Metallic Loopback. MLBK = 0 normal; MLBK = 1
activate, will isolate the external signals RTIP and
RRING from the receiver and internally connect the
analog output TTIP and TRING to the receiver
analog input.
f) Local and remote time slot loopback. Remote time
slot loopback control bit RTSL = 0 normal; RTSL = 1
activate, will loop around transmit ST-BUS time slots
to the DSTo stream. Local time slot loopback bits
LTSL = 0 normal; LTSL = 1 activate, will loop around
receive PCM 30 time slots towards the remote PCM
30 end.
The digital, remote, ST-BUS, payload and metallic
loopbacks are located on page 1, address 15H -
Coding and Loopback Control Word. The remote and
local time slot loopbacks are controlled through
control bits 5 and 4 of the Per Time Slot Control
Words, pages 7H and 8H.
Performance Monitoring
Error Counters
In T1 mode, MT9074 has eight error counters, which
can be used for maintenance testing, an ongoing
measure of the quality of a DS1 link and to assist the
designer in meeting specifications such as TR62411
and T1.403. All counters can be preset or cleared by
writing to the appropriate locations.
MT9074
Tx
DSTi
DSTo
System
DS1
MT9074
Tx
DSTo
System
DS1
Rx
MT9074
Tx
DSTi
DSTo
System
DS1
MT9074
Tx
DSTi
DSTo
System
DS1
Rx
MT9074
Tx
DSTi
DSTo
System
DS1
Rx
MT9074
Tx
DSTi
DSTo
System
DS1
Rx
相關(guān)PDF資料
PDF描述
MT9074AP T1/E1/J1 Single Chip Transceiver
MT9074 T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
MT9075B E1 Single Chip Transceiver
MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
MT9075 E1 Single Chip Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AP 制造商:Microsemi Corporation 功能描述:
MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC
MT9074APR 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
MT9074APR1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel