- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT9074AL (Mitel Networks Corporation) T1/E1/J1 Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號： | MT9074AL |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 Single Chip Transceiver |
| 中文描述： | T1/E1/J1收發(fā)單芯片收發(fā)器 |
| 文件頁數(shù)： | 102/122頁 |
| 文件大?。?/td> | 372K |
| 代理商： | MT9074AL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當(dāng)前第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
MT9074
Advance Information
102
Bit
Name
Functional Description
7
INTSEL
Interrupt Selection.
When high, this
bit will cause bit 2 of the Interrupt
Register to reflect a TX FIFO
underrun (TXunder). When low, this
interrupt will reflect a frame abort
(FA).
6
CYCLE
Cycle.
When high, this bit will cause
the transmit byte count to cycle
through the value loaded into the
Transmit Byte Count Register.
5
TxCRCI
Transmit CRC Inhibited.
When
high, this bit will inhibit transmission
of the CRC. That is, the transmitter
will not insert the computed CRC
onto the bit stream after seeing the
EOP tag byte. This is used in V.120
terminal adaptation for synchronous
protocol sensitive UI frames.
4
SEVEN
Seven Bit Address Recognition.
When high, this bit will enable seven
bits of address recognition in the first
address byte. The received address
byte must have bit 0 equal to 1 which
indicates a single address byte is
being received.
3
RSV
Reserved
, must be zero for normal
operation.
2
RSV
Reserved
, must be zero for normal
operation.
1
RxFRST
RX FIFO Reset.
When high, the RX
FIFO will be reset. This causes the
receiver to be disabled until the next
reception of a flag. The status
register will identify the FIFO as
being empty. However, the actual bit
values in the RX FIFO will not be
reset.
0
TxFRST
TX FIFO Reset.
When high, the TX
FIFO will be reset. The Status
Register will identify the FIFO as
being empty. This bit will be reset
when data is written to the TX FIFO.
However, the actual bit values of data
in the TX FIFO will not be reset. It is
cleared by the next write to the TX
FIFO.
Table 146 - HDLC Control Register 2
(Page B & C, Address 15H)
Bit
Name
Functional Description
7-0
GaIM
RxEOPIM
TxEOPIM
RxFEIM
TxFLIM
FA:TxUNDE
RIMRxFFIM
RxOVFIM
This register is used with the
Interrupt Register to mask out
the interrupts that are not
required by the microprocessor.
Interrupts that are masked out
will not drive the pin IRQ low;
however, they will set the
appropriate bit in the Interrupt
Register. An interrupt is disabled
when the microprocessor writes
a 0 to a bit in this register.
This register is cleared on power
reset.
Table 147 - HDLC Interrupt Mask Register
(Page B & C, Address 16H)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9074AP | T1/E1/J1 Single Chip Transceiver |
| MT9074 | T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器) |
| MT9075B | E1 Single Chip Transceiver |
| MT9075B | E1 Single Chip Transceiver(E1單片收發(fā)器) |
| MT9075 | E1 Single Chip Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9074AL1 | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays |
| MT9074AP | 制造商:Microsemi Corporation 功能描述: |
| MT9074AP1 | 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC |
| MT9074APR | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver |
| MT9074APR1 | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。