參數(shù)資料
型號(hào)： MT9074AL
廠商： Mitel Networks Corporation
英文描述： T1/E1/J1 Single Chip Transceiver
中文描述： T1/E1/J1收發(fā)單芯片收發(fā)器
文件頁(yè)數(shù)： 104/122頁(yè)
文件大小： 372K
代理商： MT9074AL
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)當(dāng)前第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
MT9074
Advance Information
104
Bit
Name
Functional Description
7-
0s
TxCNT
7-0
Transmit Byte Count Register.
The
Transmit
Byte
indicating the length of the packet
about to be transmitted. When this
register reaches the count of one, the
next write to the Tx FIFO will be tagged
as an end of packet byte. The counter
decrements at the end of the write to
the Tx FIFO. If the Cycle bit of Control
Register 2 is set high, the counter will
cycle through the programmed value
continuously.
Count
Register
Table 151 - Transmit Byte Count Register
(Page B & C, Address 1AH)
Bit
Name
Functional Description
7
HRST
HDLC Reset.
When this bit is set
to one, the HDLC will be reset.
This is similar to RESET being
applied, the only difference being
that this bit will not be reset. This
bit can only be reset by writing a
zero twice to this location or
applying RESET.
6
RTLOOP
RT Loopback.
When this bit is
high, receive to transmit HDLC
loopback
will
Receive data, including end of
packet
indication,
including flags or CRC, will be
written to the TX FIFO as well as
the
RX
FIFO.
transmitter is enabled, this data
will be transmitted as though
written by the microprocessor.
Both good and bad packets will
be looped back. Receive to
transmit loopback may also be
accomplished by reading the RX
FIFO using the microprocessor
and writing these bytes, with
appropriate tags, into the TX
FIFO.
be
activated.
but
not
When
the
5
RSV
Reserved
. Must be set to 0 for
normal operation.
4
RSV
Reserved
. Must be set to 0 for
normal operation.
Table 152 - HDLC Test Control Register
(Page B & C, Address 1BH)
3
CRCTST
CRC Remainder Test.
This bit
allows direct access to the CRC
Comparison
Register
receiver
through
interface. After testing is enabled,
serial data is clocked in until the
data aligns with the internal
comparison
(16
cycles) and then the clock is
stopped. The expected pattern is
F0B8 hex. Each bit of the CRC
can be corrupted to allow more
efficient testing.
in
the
the
serial
RXC
clock
2
FTST
FIFO Test.
This bit allows the
writing to the RX FIFO and
reading of the TX FIFO through
the microprocessor to allow
more efficient testing of the FIFO
status/interrupt functionality. This
is done by making a TX FIFO
write become a RX FIFO write
and a RX FIFO read become a
TX FIFO read. In addition, EOP/
FA and RQ8/RQ9 are re-defined
to be accessible (i.e. RX write
causes EOP/FA to go to RX fifo
input; TX read looks at output of
TX fifo through RQ8/RQ9 bits).
1
ARTST
Address Recognition Test.
This
bit allows direct access to the
Address Recognition Registers in
the receiver through the serial
interface to allow more efficient
testing. After address testing is
enabled, serial data is clocked in
until the data aligns with the
internal address comparison (16
RXc clock cycles) and then clock
is stopped.
0
HLOOP
TR
transmit
loopback will be activated. The
packetized transmit data will be
looped back to the receive input.
RXEN and TXEN bits must also
be enabled.
Loopback.
to
When
receive
high,
HDLC
Bit
Name
Functional Description
Table 152 - HDLC Test Control Register
(Page B & C, Address 1BH)
相關(guān)PDF資料
PDF描述
MT9074AP T1/E1/J1 Single Chip Transceiver
MT9074 T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
MT9075B E1 Single Chip Transceiver
MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
MT9075 E1 Single Chip Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AP 制造商:Microsemi Corporation 功能描述:
MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC
MT9074APR 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
MT9074APR1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*