- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383644 > MT90220 (Mitel Networks Corporation) Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設(shè)備（八端口ATM IMA和UNI處理器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90220 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設(shè)備（八端口ATM IMA和UNI處理器）) |
| 中文描述： | 八路IMA的/單向物理層設(shè)備（八端口IMA的/單向物理層設(shè)備（八端口自動(dòng)柜員機(jī)IMA的和單向處理器）） |
| 文件頁(yè)數(shù)： | 73/118頁(yè) |
| 文件大小： | 310K |
| 代理商： | MT90220 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)當(dāng)前第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)
MT90220
65
7.8
RX Recombiner Registers Description
Tables 76 to 80 describe the
RX Recombiner
registers.
Address (Hex):
Direct access
Reset Value (Hex):
180 - 187
1 register per RX link
00
Bit #
Type
Description
7:3
2
R
Unused. Read all 0’s.
Recombiner Control: 1 to enable the recombiner and a 0 to disable. This bit works in
conjunction with the RX Recombiner Delay register.
These 2 bits specify which IMA Group the link belongs to:
00: IMA Group #0
01: IMA Group #1
10: IMA Group #2
11: IMA Group #3.
R/W
1:0
R/W
Table 76 - RX Recombiner Registers
Address (Hex):
Direct access
282
1 register for all links. Note: the first link of a group SHALL
NOT be enabled in delayed recombination mode
00
Reset Value (Hex):
Bit #
Type
Description
7
R/W
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 7 to the recombiner process. A 0 will include the link 7 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 6 to the recombiner process. A 0 will include the link 6 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 5 to the recombiner process. A 0 will include the link 5 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 4 to the recombiner process. A 0 will include the link 4 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 3 to the recombiner process. A 0 will include the link 3 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 2 to the recombiner process. A 0 will include the link 2 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 1 to the recombiner process. A 0 will include the link 1 in the recombiner as soon as it
is enabled in the RX Recombiner register.
A 1 enables the circuitry to wait for the first User cells to be received before adding the
link 0 to the recombiner process. A 0 will include the link 0 in the recombiner as soon as it
is enabled in the RX Recombiner register.
6
R/W
5
R/W
4
R/W
3
R/W
2
R/W
1
R/W
0
R/W
Table 77 - RX Recombiner Delay Control Registers
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90221 | Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設(shè)備（四端口ATM IMA和UNI處理器）) |
| MT90401 | SONET/SDH System Synchronizer(SONET/SDH 系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）) |
| MT9040 | T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）) |
| MT9041A | () |
| MT9041B | T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90220AL | 制造商:Zarlink Semiconductor Inc 功能描述:I.C. |
| MT90220ALX01 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90221 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90221AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。