參數(shù)資料
型號(hào)： MT90220
廠商： Mitel Networks Corporation
英文描述： Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設(shè)備（八端口ATM IMA和UNI處理器）)
中文描述： 八路IMA的/單向物理層設(shè)備（八端口IMA的/單向物理層設(shè)備（八端口自動(dòng)柜員機(jī)IMA的和單向處理器））
文件頁(yè)數(shù)： 23/118頁(yè)
文件大?。?/td> 310K
代理商： MT90220
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)
MT90220
15
reported in the
TX IMA Mode Status register
. It
then can be assigned to another IMA group.
When removing the last link of a TX IMA group, the
TX Utopia FIFO
has to be empty. This can easily be
done by first disabling the source of ATM cells (ATM
Utopia contoller), then disabling the
TX Utopia Port
using the UTOPIA input Link or Group PHY enable
registers while still keeping the "Send User Cell" bit
of the TX Link Control Centre register set to 1. The
level of the
TX Utopia FIFO
can be monitored using
TX Utopia FIFO Level register
. The above
procedure can then be applied to assign the link in
UNI mode.
When the link is configured in UNI mode, IDLE cells
are transmitted. Writing to the
TX PCM Link Control
registers either turns off the transmitter or
reconfigures the link into another mode.
2.5
A maximum of eight independent T1/E1 interfaces
can be selected in UNI mode. Figure 4 gives a
functional block diagram of the transmitter in UNI
mode.
ATM Transmit Path in UNI Mode
ATM cells received from the ATM port are placed in a
TX UTOPIA FIFO, waiting to be transmitted. If the
Idle/Unassigned cell removal option is selected,
these cells are dropped. If the TX UTOPIA FIFO is
empty, an Idle cell is sent to the output link. The
content of the Idle cell is pre-initialized with the
header bytes set at 0x00, 0x00, 0x00 and 0x01. The
payload bytes are set to 0x6A.
TX UTOPIA FIFO Length Definition
registers are
used to set the TX UTOPIA FIFO size. The total
number of cells in all the TX UTOPIA FIFOs and TX
Link FIFO (includes the links used in IMA Mode and
the links used in UNI Mode) is limited to 58.
Idle Cells are transmitted on the UNI PCM Interface
until the bit corresponding to the link in the
UTOPIA
Input Link PHY Enable
register is set. Then, the
ATM User cells are transferred from the Input
UTOPIA port to the TX PCM port.
3.0 The ATM Receive Path
The receive path corresponds to the cell flow from
the T1/E1 interfaces to the ATM UTOPIA Interface.
The MT90220 provides cell delineation and optional
cell filtering to discard Unassigned or Idle cells on
each link. The incoming cells are stored in the
external RAM required in IMA mode to perform cell
recovery due to delay variation between the links
introduced by the network.
3.1
This block provides the circuitry necessary to
perform functions such as Cell Delineation (CD), cell
payload de-scrambling, HEC verification and filtering
of Idle (UNI) cells. The CD circuit delineates ATM
cells received from the payload of the T1 or E1 frame
through the PCM Interface.
Cell Delineation Function
When
calculations
boundaries. The CD circuit performs a sequential
byte by byte hunt for a correct HEC sequence. While
performing this hunt, the cell delineation state
machine is in the HUNT state. Figure 5 depicts a
state diagram of the cell delineation operation.
performing
are
delineation,
interpreted
correct
indicate
HEC
cell
to
Figure 5 - Cell Delineation State Diagram
When a correct HEC is found, the CD circuit locks on
the cell boundary and enters the PRESYNC state.
The PRESYNC state keeps checking the HEC to
ensure that the previous indication was not false.
HUNT
Correct HEC (byte by byte)
PRESYNC
SYNC
ALPHA
Consecutive
Incorrect HEC
(cell by cell)
DELTA Consecutive
Correct HEC
(cell by cell)
Incorrect HEC
(cell by cell)
Figure 6 - SYNC State Block Diagram
Correction
Cell
Accepted
Detection
Cell
Discarded
HCS Single Bit Error Detected (corrected or dropped)
HCS Multi-Bit Error Detected (cell discarded)
No HCS Errors Detected
DELTA
Consecutive
Correct HCS’s
(PRESYNC State)
ALPHA
Consecutive
Incorrect HCS’s
Jump to HUNT
State
ATM CELL DELINEATION SYNC STATE
相關(guān)PDF資料
PDF描述
MT90221 Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設(shè)備（四端口ATM IMA和UNI處理器）)
MT90401 SONET/SDH System Synchronizer(SONET/SDH 系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）)
MT9040 T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）)
MT9041A ()
MT9041B T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90220AL 制造商:Zarlink Semiconductor Inc 功能描述:I.C.
MT90220ALX01 制造商:Mitel Networks Corporation 功能描述:
MT90221 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90221AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90222 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*