參數(shù)資料
型號(hào): MT55L64L32F1
廠商: Micron Technology, Inc.
英文描述: 64K x 32,3.3V I/O, ZBT SRAM(2Mb,3.3V輸入/輸出,靜態(tài)RAM)
中文描述: 64K的x 32,3.3六/ O的ZBT SRAM的(處理器,3.3V的輸入/輸出,靜態(tài)內(nèi)存)
文件頁(yè)數(shù): 14/23頁(yè)
文件大小: 406K
代理商: MT55L64L32F1
14
2Mb: 128K x 18, 64K x 32/36 3.3V I/O, Flow-Through ZBT SRAM
MT55L128L18F1_2.p65
Rev. 8/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
2Mb: 128K x 18, 64K x 32/36
3.3V I/O, FLOW-THROUGH ZBT SRAM
ABSOLUTE MAXIMUM RATINGS*
Voltage on V
DD
Supply Relative to V
SS
-0.5V to +4.6V
Voltage on V
DD
Q Supply Relative to V
SS
.-0.5V to V
DD
V
IN
........................................... -0.5V to V
DD
Q + 0.5V
Storage Temperature (plastic) ............-55°C to +150°C
Junction Temperature** ................................... +150°C
Short Circuit Output Current...........................100mA
*Stresses greater than those listed under “Absolute
Maximum Ratings” may cause permanent damage to
the device. This is a stress rating only, and functional
operation of the device at these or any other conditions
above those indicated in the operational sections of
this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may
affect reliability.
**Junction temperature depends upon package type,
cycle time, loading, ambient temperature and air-
flow. See Micron Technical Note TN-05-14 for more
information.
DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS
(0
°
C
T
A
+70
°
C; V
DD
, V
DD
Q = +3.3V ±0.165V unless otherwise noted)
DESCRIPTION
Input High (Logic 1) Voltage
Input High (Logic 1) Voltage
Input Low (Logic 0) Voltage
Input Leakage Current
Output Leakage Current
CONDITIONS
SYMBOL
V
IH
V
IH
V
IL
IL
I
IL
O
MIN
2.0
2.0
-0.3
-1.0
-1.0
MAX
V
DD
+ 0.3
V
DD
+ 0.3
0.8
1.0
1.0
UNITS
V
V
V
μA
μA
NOTES
1, 2
1, 2
1, 2
3
DQ pins
0V
V
IN
V
DD
Output(s) disabled,
0V
V
IN
V
DD
I
OH
= -4.0mA
I
OL
= 8.0mA
Output High Voltage
Output Low Voltage
Supply Voltage
Isolated Output Buffer Supply
V
OH
V
OL
V
DD
V
DD
Q
2.4
3.135
3.135
V
V
V
V
1, 4
1, 4
1
1, 5
0.4
3.465
V
DD
NOTE:
1. All voltages referenced to V
SS
(GND).
2. Overshoot:
V
IH
+4.6V for t
t
KHKH/2 for I
20mA
Undershoot:
V
IL
-0.7V for t
t
KHKH/2 for I
20mA
Power-up:
V
IH
+3.465V and V
DD
3.135V for t
200ms
3. MODE pin has an internal pull-up, and input leakage = ±10μA.
4. The load used for V
OH
, V
OL
testing is shown in Figure 2. AC load current is higher than the shown DC values. AC I/O
curves are available upon request.
5. V
DD
Q should never exceed V
DD
. V
DD
and V
DD
Q can be externally wired together to the same power supply.
6. This parameter is sampled.
7. Preliminary package data.
TQFP CAPACITANCE
DESCRIPTION
Control Input Capacitance
Input/Output Capacitance (DQ)
Address Capacitance
Clock Capacitance
CONDITIONS
T
A
= 25
°
C; f = 1 MHz
V
DD
= 3.3V
SYMBOL
C
I
C
O
C
A
C
CK
TYP
2.7
4
2.5
2.5
MAX
3.5
5
3.5
3.5
UNITS
pF
pF
pF
pF
NOTES
6
6
6
6
FBGA CAPACITANCE
DESCRIPTION
Address/Control Input Capacitance
Output Capacitance (Q)
Clock Capacitance
CONDITIONS
SYMBOL
C
I
C
O
C
CK
TYP
2.5
4
2.5
MAX
3.5
5
3.5
UNITS
pF
pF
pF
NOTES
6, 7
6, 7
6, 7
T
A
= 25
°
C; f = 1 MHz
相關(guān)PDF資料
PDF描述
MT55L64L36F1 64K x 36,3.3V I/O, ZBT SRAM(2Mb,3.3V輸入/輸出,靜態(tài)RAM)
MT55L64L36P1 64K x 36, 3.3V I/O, ZBT SRAM( 2Mb,3.3V輸入/輸出,靜態(tài)RAM)
MT58L128L18FT-10 2Mb: 128K x 18, 64K x 32/36 FLOW-THROUGH SYNCBURST SRAM
MT58L128L18FT-6.8 2Mb: 128K x 18, 64K x 32/36 FLOW-THROUGH SYNCBURST SRAM
MT58L128L18FT-7.5 2Mb: 128K x 18, 64K x 32/36 FLOW-THROUGH SYNCBURST SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT55L64L32F1T-10 制造商:Cypress Semiconductor 功能描述:64KX32 SRAM PLASTIC TQFP 3.3V
MT55L64L32F1T-12 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 2M-Bit 64K x 32 9ns 100-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk
MT55L64L32F1T-12IT 制造商:Rochester Electronics LLC 功能描述:- Bulk
MT55L64L32P1T10 制造商:MT 功能描述:New
MT55L64L36F1T-12 制造商:Cypress Semiconductor 功能描述:64KX36 SRAM PLASTIC TQFP 3.3V