參數(shù)資料
型號: MT46V2M32LG
廠商: Micron Technology, Inc.
英文描述: DOUBLE DATA RATE DDR SDRAM
中文描述: 雙倍數(shù)據(jù)速率的DDR SDRAM內(nèi)存
文件頁數(shù): 53/65頁
文件大小: 2360K
代理商: MT46V2M32LG
53
64Mb: x32 DDR SDRAM
2M32DDR-07.p65
Rev. 12/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
64Mb: x32
DDR SDRAM
Figure 28
Data Output Timing
t
DQSQ,
t
QH, and Data Valid Window
DQ (Last data valid)
DQ
DQ
DQ
DQ
DQ
DQ
DQS
1
DQ (Last data valid)
DQ (First data no longer valid)
DQ (First data no longer valid)
All DQs and DQS, collectively
5
NOTE:
1. DQs transitioning after DQS transition define tDQSQ window. DQS transitions at T2 and at T2n are an early DQS,
at T3 is a nominal DQS, and at T3n is a late DQS.
2. tDQSQ is derived at each DQS clock edge and is not cumulative over time and begins with DQS transition and
ends with the last valid transition of DQs .
3. tQH is derived from tHP: tQH = tHP
4. tHP is the lesser of tCL or tCH clock transition collectively when a bank is active.
5. The data valid window is derived for each DQS transitions and is defined as tQH minus tDQSQ.
Earliest signal transition
Latest signal transition
T2
T2
T2
T2n
T2n
T2n
T3
T3
T3
T3n
T3n
T3n
CK
CK#
T1
T2
T3
T4
T2n
T3n
tQH
3
tHP
4
tHP
4
tHP
4
tQH
3
tQH
3
tHP
4
tHP
4
tHP
4
tQH
3
tDQSQ
2
tDQSQ
2
tDQSQ
2
tDQSQ
2
Data
Valid
window
Data
Valid
window
Data
Valid
window
Data
Valid
window
相關(guān)PDF資料
PDF描述
MT46V2M32V1 DOUBLE DATA RATE DDR SDRAM
MT46V32M4-1 DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-75 DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-75L DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-75Z DOUBLE DATA RATE DDR SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V2M32V1 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M16 制造商:Micron Technology Inc 功能描述:32MX16 DDR SDRAM PLASTIC IND TEMP BGA 2.6V DDR - Trays
MT46V32M16-5B 制造商:Micron Technology Inc 功能描述: