參數(shù)資料
型號: MSC8103VT1200F
廠商: Freescale Semiconductor
文件頁數(shù): 33/104頁
文件大?。?/td> 0K
描述: IC DSP 16BIT 300MHZ 332-FCPBGA
標(biāo)準(zhǔn)包裝: 90
系列: StarCore
類型: SC140 內(nèi)核
接口: 通信處理器模塊(CPM)
時鐘速率: 300MHz
非易失內(nèi)存: 外部
芯片上RAM: 512kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.60V
工作溫度: -40°C ~ 75°C
安裝類型: 表面貼裝
封裝/外殼: 332-BFBGA,F(xiàn)CPBGA
供應(yīng)商設(shè)備封裝: 332-FCBGA(17x17)
包裝: 托盤
MSC8103 Network Digital Signal Processor, Rev. 12
1-30
Freescale Semiconductor
Signals/Connections
PC13
SI1: L1ST4
SCC2: CTS,CLSN
FCC1:TXADDR1
UTOPIA master
FCC1: TXADDR1
UTOPIA slave
Output
Input
Output
Input
Serial Interface 1: Layer 1 Strobe 4
The MSC8103 time-slot assigner supports up to four strobe outputs that
can be asserted on a bit or byte basis. The strobe outputs are useful for
interfacing to other devices that do not support the multiplexed interface or
for enabling/disabling three-state I/O buffers in a multiple-transmitter
architecture. These strobes can also generate output wave forms for such
applications as stepper-motor control.
SCC2: Clear to Send, Collision
Typically used in conjunction with RTS. The MSC8103 SCC2 transmitter
sends out a request to send data signal (RTS). The request is accepted
when CTS is returned low. CLSN is the signal used in Ethernet mode. See
also PC28.
FCC1: UTOPIA Multi-PHY Master Transmit Address Bit 1
This is master transmit address bit 1.
FCC1: UTOPIA Multi-PHY Slave Transmit Address Bit 1
This is slave transmit address bit 1.
PC12
SI1: L1ST3
SCC2: CD, RENA
FCC1: RXADDR1
UTOPIA master
FCC1: RXADDR1
UTOPIA slave
Output
Input
Output
Input
Serial Interface 1: Layer 1 Strobe 3
The MSC8103 time-slot assigner supports up to four strobe outputs that
can be asserted on a bit or byte basis. The strobe outputs are useful for
interfacing to other devices that do not support the multiplexed interface or
for enabling/disabling three-state I/O buffers in a multiple-transmitter
architecture. These strobes can also generate output wave forms for such
applications as stepper-motor control.
SCC2: Carrier Detect, Request Enable
Typically used in conjunction with RTS supported by SCC2. The MSC8103
SCC2 transmitter requests to the receiver that it sends data by asserting
RTS low. The request is accepted when CTS is returned low.
FCC1: UTOPIA Multi-PHY Master Receive Address Bit 1
This is master receive address bit 1.
FCC1: UTOPIA Multi-PHY Slave Receive Address Bit 1
This is slave receive address bit 1.
Table 1-9.
Port C Signals (Continued)
Name
Dedicated
I/O Data
Direction
Description
General-
Purpose I/O
Peripheral Controller:
Dedicated I/O
Protocol
相關(guān)PDF資料
PDF描述
MSC8112TVT2400V DSP DUAL CORE 431-FCPBGA
MSC8113TVT4800V DSP TRI-CORE 431-FCPBGA
MSC8122MP8000 DSP 16BIT 500MHZ MULTI 431FCPBGA
MSC8144VT800A IC DSP QUAD 800MHZ 783FCBGA
MSC8154SVT1000B IC PROCESSOR QUAD DGTL 783FCPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC81058 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC81090 制造商:ASI 制造商全稱:ASI 功能描述:NPN SILICON RF POWER TRANSISTOR
MSC81111 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC81118 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC8112 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Dual Core Digital Signal Processor