- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4042 > MPC7410VS500LE (Freescale Semiconductor)IC MPU PPC 500MHZ 360-FCCLGA PDF資料下載
參數(shù)資料
| 型號： | MPC7410VS500LE |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 13/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU PPC 500MHZ 360-FCCLGA |
| 標(biāo)準(zhǔn)包裝： | 44 |
| 系列： | MPC74xx |
| 處理器類型： | 32-位 MPC74xx PowerPC |
| 速度： | 500MHz |
| 電壓： | 1.8V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 360-CLGA，F(xiàn)CCLGA |
| 供應(yīng)商設(shè)備封裝： | 360-FCCLGA（25x25） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
20
Freescale Semiconductor
Electrical and Thermal Characteristics
4.2.4
L2 Bus AC Specifications
Table 10 provides the L2 bus interface AC timing specifications for the MPC7410 as defined in Figure 8 and
Table 10. L2 Bus Interface AC Timing Specifications
At recommended operating conditions (see Table 3)
Parameter
Symbol
400, 450, 500 MHz
Unit
Notes
Min
Max
L2SYNC_IN rise and fall time
tL2CR and tL2CF
—1.0
ns
1
Setup times: Data and parity
tDVL2CH
1.5
—
ns
2
Input hold times: Data and parity
tDXL2CH
—0.0
ns
2
Valid times:
All outputs when L2CR[14–15] = 00
All outputs when L2CR[14–15] = 01
All outputs when L2CR[14–15] = 10
All outputs when L2CR[14–15] = 11
tL2CHOV
—
2.5
2.9
3.5
ns
3, 4
Output hold times
All outputs when L2CR[14–15] = 00
All outputs when L2CR[14–15] = 01
All outputs when L2CR[14–15] = 10
All outputs when L2CR[14–15] = 11
tL2CHOX
0.4
0.8
1.2
1.6
—
ns
3
L2SYNC_IN to high impedance:
All outputs when L2CR[14–15] = 00
All outputs when L2CR[14–15] = 01
All outputs when L2CR[14–15] = 10
All outputs when L2CR[14–15] = 11
tL2CHOZ
—
2.0
2.5
3.0
3.5
ns
—
Notes:
1. Rise and fall times for the L2SYNC_IN input are measured from 20% to 80% of L2OVDD.
2. All input specifications are measured from the midpoint of the signal in question to the midpoint voltage of the rising
edge of the input L2SYNC_IN (see Figure 8). Input timings are measured at the pins.
3. All output specifications are measured from the midpoint voltage of the rising edge of L2SYNC_IN to the midpoint
of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive
50-
Ω load (see Figure 10).
4. The outputs are valid for both single-ended and differential L2CLK modes. For pipelined registered synchronous
BurstRAMs, L2CR[14–15] = 00 is recommended. For pipelined late write synchronous BurstRAMs,
L2CR[14–15] = 10 is recommended.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8567VTAUJJ | MPU POWERQUICC III 1023-PBGA |
| IDT70V9179L9PF8 | IC SRAM 288KBIT 9NS 100TQFP |
| MPC8543ECPXAQGB | MPU POWERQUICC III 783-PBGA |
| MPC8266AZUPJDC | IC MPU POWERQUICC II 480-TBGA |
| ACB108DHAD | CONN EDGECARD 216PS R/A .050 DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC7441 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7445 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7447 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7447A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7447A_06 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。