參數(shù)資料
型號(hào): MC74AC00DT
廠商: ON SEMICONDUCTOR
元件分類: 門電路
英文描述: AC SERIES, QUAD 2-INPUT NAND GATE, PDSO14
封裝: PLASTIC, TSSOP-14
文件頁(yè)數(shù): 44/45頁(yè)
文件大?。?/td> 434K
代理商: MC74AC00DT
http://onsemi.com
12
2. This second intersection will be the first reflection back
from the input gate. Continue this process of drawing the
load lines from each intersection to the next. Lines
terminating on the VOH/IOH curve should have positive
slopes while lines terminating on the VIN/IIN curve should
have negative slopes.
RECEIVER
DRIVER
7
6
5
4
3
2
1
0
-1
-1 012 34 56789 10 11
TIME (1 PROPAGATION DELAY/DIV)
VOL
TS
(V)
Figure 1–3a. Resultant Waveforms Driving
50 Ohm Line – Theoretical
Figure 1–3b. Resultant Waveforms Driving
50 Ohm Line – Actual
7
6
5
4
3
2
1
0
-1
VOL
TS
(V)
50 100 150 200 250 300 350 400 450
VZR 0
RECEIVER
DRIVER
TIME (ns)
RECEIVER
DRIVER
7
6
5
4
3
2
1
0
-1
-1 012 345 6789 10 11
TIME (1 PROPAGATION DELAY/DIV)
VOL
TS
(V)
Figure 1–3c. Resultant Waveforms Driving
50 Ohm Line – Theoretical
Each intersection point predicts the voltage of each
reflected wave on the transmission line. Intersection points
on the VOH/IOH curve will be waves travelling from the
driver to the receiver while intersection points on the VIN/IIN
curve will be waves travelling from the receiver to the driver.
Figures 1–3a, 1–3b, 1–3c and 1–3d show the resultant
wave- forms. Each division on the time scale represents the
propagation delay of the transmission line.
While this exercise can be done for FACT, it is no longer
necessary. FACT is guaranteed to drive an incident wave of
enough voltage to switch another FACT input.
We can calculate what current is required by looking at the
Bergeron diagram. The quiescent voltage on the line will be
within 100 mV of either rail. We know what voltage is
required to guarantee a valid voltage at the receiver. This is
either 70% or 30% of VCC. The formula for calculating the
current and voltage required is
(VOQ – VI)/Zo at VI. For
VOQ = 100 mV, VIH = 3.85 V, VCC = 5.5 V and Zo = 50 ohms,
the required IOH at 3.85 V is 75 mA. For the HIGH-to-LOW
transition, VOQ = 5.4 V, VIL = 1.35 V and Zo = 50 ohms, IOL
is 75 mA at 1.65 V. FACT’s I/O specifications include these
limits. For transmission lines with impedances greater than
50 ohms, the current requirements are less and switching is
still guaranteed.
It is important to note that the typical 24 mA drive
specification is not adequate to guarantee incident wave
switching. The only way to guarantee this is to guarantee the
current required to switch a transmission line from the
output quiescent point to the valid VIN level.
相關(guān)PDF資料
PDF描述
MC74AC00M AC SERIES, QUAD 2-INPUT NAND GATE, PDSO14
MC74AC04MR1 AC SERIES, HEX 1-INPUT INVERT GATE, PDSO14
MC74AC05MR2 AC SERIES, HEX 1-INPUT INVERT GATE, PDSO14
MC74ACT05DT ACT SERIES, HEX 1-INPUT INVERT GATE, PDSO14
MC74AC109N AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC74AC00DTR2 功能描述:邏輯門 2-6V Quad 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
MC74AC00DTR2G 功能描述:邏輯門 2-6V Quad 2-Input NAND RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
MC74AC00M 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC74AC00MEL 功能描述:邏輯門 2-6V Quad 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
MC74AC00MELG 功能描述:邏輯門 2-6V Quad 2-Input NAND RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel