- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3954 > MC68MH360ZQ33LR2 (Freescale Semiconductor)IC MPU QUICC 33MHZ 357-PBGA PDF資料下載
參數(shù)資料
| 型號： | MC68MH360ZQ33LR2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 133/158頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU QUICC 33MHZ 357-PBGA |
| 標(biāo)準(zhǔn)包裝： | 180 |
| 系列： | M683xx |
| 處理器類型： | M683xx 32-位 |
| 速度： | 33MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 357-BBGA |
| 供應(yīng)商設(shè)備封裝： | 357-PBGA（25x25） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁當(dāng)前第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
QMC Supplement
Figure 5-4 shows a TXB interrupt generated after (PAD + 1) ag characters following the
closing ag. Four ags (NOF = 3) precede the next data. To set up this sequence correctly,
the PAD value must not exceed NOF.
Figure 5-4. Relation between PAD and NOF
6
CM
Continuous mode
0 Normal operation.
1 The R bit is not cleared by the CPM after this buffer descriptor is closed, allowing the
associated data buffer to be retransmitted automatically when the CPM next accesses this
buffer descriptor.
7—
—
8
UB
User bit—The CPM never touches, sets, or clears this user-dened bit. The user determines how
this bit is used. For example, it can be used to signal between higher-level protocols whether a
buffer has been processed by the CPU.
9–11
—
12–15
PAD
Padding bits—These four bits indicate the number of PAD characters (0x7E or 0xFF depending
on IDLM mode in the CHAMR register) that the transmitter sends after the closing ag. The
transmitter issues a TXB interrupt only after sending the programmed value of pads to the Tx
FIFO. The user can use the PAD value to guarantee that a TXB interrupt occurs after the closing
ag has been sent on the TXD line. PAD = 0 means the TXB interrupt is issued immediately after
sending the closing ag to the Tx FIFO.
The number of PAD characters depends on the FIFO size and the number of time slots in use. An
example explains the calculation: In SCC1 the FIFO is 32 bytes. If 16 time slots are used in the
link, the resulting number of PAD characters is 32/16 = 2, to append to this buffer to ensure that
the TXB interrupt is not given before the closing ag has been transmitted through the TXD line.
The number of PAD characters must not exceed the NOF characters, ensuring that the closing of
one buffer (the interrupt generation) occurs before the start of the next frame (clearing of R-bit).
After the sequence of a closing ag followed by (PAD + 1) ag characters, a TXB interrupt will be
generated; see Figure 5-4.
16–31
DL
Data length—The data length is the number of bytes the CPM should transmit from this buffer
descriptor’s data buffer. It is never modied by the CPM. This eld should be greater than zero.
32–63
TxBP
Tx buffer pointer—The transmit buffer pointer, which contains the address of the associated data
buffer, may be even or odd. The buffer may reside in either internal or external memory. This
value is never modied by the CPM.
Table 5-2. Transmit Buffer Descriptor (TxBD) Field Descriptions (Continued)
Field
Name
Description
DATA
CRC
FLG
PAD=1, NOF=3
DATA
TXB INTERRUPT
CLEARING R-BIT
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT70V5378S100BG | IC SRAM 576KBIT 100MHZ 272BGA |
| MC7448HX1000LD | IC MPU RISC 32BIT 360-FCCBGA |
| MC68360ZQ25LR2 | IC MPU QUICC 25MHZ 357-PBGA |
| 346-012-520-804 | CARDEDGE 12POS DUAL .125 GREEN |
| 346-012-520-802 | CARDEDGE 12POS DUAL .125 GREEN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68P11E1CFN2R2 | 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk |
| MC68P11E1CFNE2R | 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC68P-3-2 | 制造商:PARKER 功能描述: |
| MC-68PLCC | 制造商:SPC Multicomp 功能描述:SOCKET PLCC 68 PIN THRU-HOLE 制造商:SPC Multicomp 功能描述:SOCKET, PLCC, 68 PIN, THRU-HOLE 制造商:PRIVATE LABEL 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of C 制造商:SPC Multicomp 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of Contacts:68, Pitch Spacing:1.27mm, Contact Termination:Through Hole Vertical, Contact Material:Phosphor Bronze, Contact Plating:Tin , RoHS Compliant: Yes |
| MC-68PLCC | 制造商:SPC Multicomp 功能描述:PLCC SOCKET 68POS THROUGH HOLE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。