參數(shù)資料
型號： MC68HC705C9ACP
廠商： Freescale Semiconductor
文件頁數(shù)： 57/118頁
文件大小： 0K
描述： IC MCU 2.1MHZ 16K OTP 40-DIP
標(biāo)準(zhǔn)包裝： 9
系列： HC05
核心處理器： HC05
芯體尺寸： 8-位
速度： 2.1MHz
連通性： SCI，SPI
外圍設(shè)備： POR，WDT
輸入/輸出數(shù)： 24
程序存儲器容量： 16KB（16K x 8）
程序存儲器類型： OTP
RAM 容量： 352 x 8
電壓 - 電源 (Vcc/Vdd)： 3 V ~ 5.5 V
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 40-DIP（0.600"，15.24mm）
包裝： 管件
MC68HC05C12A Compatible COP Clear Register
MC68HC05C9A Advance Information Data Sheet, Rev. 4.1
Freescale Semiconductor
43
5.7 MC68HC05C12A Compatible COP Clear Register
The COP clear register, shown in Figure 5-6, resets the C12A COP counter.
COPC — Computer Operating Properly Clear Bit
Preventing a COP reset is achieved by writing a 0 to the COPC bit. This action will reset the counter
and begin the timeout period again. The COPC bit is bit 0 of address $3FF0. A read of address $3FF0
will result in the data programmed into the mask option register PBMOR.
5.8 COP During Wait Mode
Either COP will continue to operate normally during wait mode. The software must pull the device out of
wait mode periodically and reset the COP to prevent a system reset.
5.9 COP During Stop Mode
Stop mode disables the oscillator circuit and thereby turns the clock off for the entire device. The COP
counter will be reset when stop mode is entered. If a reset is used to exit stop mode, the COP counter will
be reset after the 4064 cycles of delay after stop mode. If an IRQ is used to exit stop mode, the COP
counter will not be reset after the 4064-cycle delay and will have that many cycles already counted when
control is returned to the program.
In the event that an inadvertent STOP instruction is executed, neither COP will allow the system to
recover. The MC68HC705C9A offers two solutions to this problem, one available in C9A mode (see 5.9.1
Clock Monitor Reset) and one available in C12A mode (see 5.9.2 STOP Instruction Disable Option).
5.9.1 Clock Monitor Reset
When configured as a C9A, the clock monitor circuit can provide a system reset if the clock stops for any
reason, including stop mode. When the CME bit in the C9A COP control register is set, the clock monitor
detects the absence of the internal bus clock for a certain period of time. The timeout period is dependent
on the processing parameters and varies from 5
s to 100 s, which implies that systems using a bus
clock rate of 200 kHz or less should not use the clock monitor.
If a slow or absent clock is detected, the clock monitor causes a system reset. The reset is issued to the
external system via the bidirectional RESET pin for four bus cycles if the clock is slow or until the clocks
recover in the case where the clocks are absent.
$3FF0
Bit 7
6543
2
1
Bit 0
Read:
Write:
COPC
Reset:
000
U
0
= Unimplemented
U = Undetermined
Figure 5-6. COP Clear Register (COPCLR)
相關(guān)PDF資料
PDF描述
MC68HC705C9ACFN IC MCU 2.1MHZ 16K OTP 44-PLCC
EHFWX2PKG CONN EEE1394 FMAL T/H CROSS BLK
EHFW2BXPKG CONN EEE1394 FMALE T/H BLK 4-40
P87C52X2FA,512 IC 80C51 MCU 8K OTP 44-PLCC
R5F1007EANA#U0 MCU 16BIT 64KB FLASH 24WQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC705C9ACPE 制造商:Freescale Semiconductor 功能描述:
MC68HC705C9AFNE 功能描述:8位微控制器 -MCU 8B MCU 352 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HC705C9AVFNE 功能描述:8位微控制器 -MCU 8B MCU 352 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HC705E6CDW 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC68HC705G1B 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*