- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45218 > MC68HC05C0B (MOTOROLA INC) 8-BIT, 4 MHz, MICROCONTROLLER, PDIP42 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05C0B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 4 MHz, MICROCONTROLLER, PDIP42 |
| 封裝： | SDIP-42 |
| 文件頁數(shù)： | 84/96頁 |
| 文件大小： | 357K |
| 代理商： | MC68HC05C0B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當(dāng)前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
MOTOROLA
Section 12: Serial Communications Interface
Page 76
MC68HC05C0 Specification Rev. 1.2
transmitted, followed by the next character if ready. If however, the TE is toggled first,
followed by the SBK being toggled, the break character will be transmitted. In that
condition, a preamble character, followed by a break character, followed by the next
character if ready, will be sent.
1= Send break code enabled
0= Send break code disabled
12.6.4
SERIAL COMMUNICATIONS STATUS REGISTER (SCSR)
The SCI Status Register (SCSR) provides inputs to the interrupt logic circuits for generation
of the SCI system interrupt. In addition, a noise flag bit and framing error bit are contained
here.
Figure 12-12: Serial Communications Status Register
TDRE - Transmit Data Register Empty Flag
This bit is set when the byte in the transmit data register is transferred to the transmit serial
shift register. TDRE clear indicates that the transfer has not yet occurred and a write to the
transmit data register (SCDAT) will overwrite the previous value.
TDRE can only be cleared by first accessing the SCSR with TDRE set, followed by writing
to the transmit data register (SCDAT).
New data will not be transmitted unless the SCSR register is read before writing to the
transmit data register (SCDAT) to clear TDRE.
TC - Transmit Complete Flag
This bit is set at the end of a data frame preamble or break condition if one of the following
conditions is true:
1. TE=1, TDRE=1, and no pending data, preamble, or break is to be
transmitted
2. TE=0, and the data, preamble, or break (in the transmit shift register) has
been transmitted
The TC bit can only be cleared by first accessing the SCSR with TC set, followed by writing
to the transmit data register (SCDAT). The TC bit, unlike the TDRE bit, does not inhibit the
transmitter function in any way.
76543210
RD
WR
—
1
RST
$17
0
SCSR
0
1
TDRE
TC
RDRF
IDLE
OR
NF
FE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05C0P | 8-BIT, 4 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05C0FN | 8-BIT, 4 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05C12AFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HSC05C12AB | 8-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PDIP42 |
| MC68HSC05C12ACP | 8-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05C0CP | 制造商:Motorola Inc 功能描述: |
| MC68HC05C12 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12CP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。