
Section 4: Interrupts
MOTOROLA
Page 21
MC68HC05C0 Specification Rev. 1.2
4.4
16-BIT TIMER INTERRUPT
There are three16-Bit Timer interrupt flags that cause a timer interrupt whenever they are
set and enabled. The interrupt flags and enable bits are located in the Timer Status
Register (TSR) and the Timer Control Register (TCR) respectively. Any of these interrupts
will vector to the same interrupt service routine, located at the address specified by the
information on the 16-Bit Timer interrupts.
4.5
SERIAL COMMUNICATIONS INTERFACE INTERRUPT
There are four Serial Communications Interface (SCI) interrupt flags that will cause an
interrupt whenever they are set and enabled. The interrupt flags and enable bits are located
in the SCI Status Register (SCSR) and the SCI Control Register2 (SCCR2) respectively.
Any of these interrupts will vector to the interrupt service routine located at the address
4.6
MULTI-FUNCTION TIMER INTERRUPTS
There are two Multi-Function Timer (MFT) interrupt flags that will cause an interrupt
whenever they are set and enabled. The interrupt flags and enable bits are located in the
MFT Control and Status Register (TCSR). Either of these interrupts will vector to the same
interrupt service routine, located at the address specified by the contents of memory
information on MFT interrupts.
4.7
KEYBOARD SCAN INTERRUPT
Port D can be configured to enable internal pullups and generate an interrupt when any of
the 8 I/0 Lines are pulled low.
Either a level and edge-sensitive trigger option, or an edge-sensitive-only trigger option is
one-time writable (at reset) in the External Interrupt Control/Status Register. In addition,
this register also provides enable, request and acknowledge bits for the Keyboard Scan
Interrupt (KEY). A KEY interrupt will vector to the interrupt service routine, located at the
address specified by the contents of memory locations $FFF2 and $FFF3.
See Section 8.3