- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45216 > MC68302PV33C (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68302PV33C |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144 |
| 文件頁(yè)數(shù)： | 104/128頁(yè) |
| 文件大小： | 641K |
| 代理商： | MC68302PV33C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)當(dāng)前第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Signal Descriptions
5-10
MC68EN302 REFERENCE MANUAL
MOTOROLA
The MC68EN302 DISCPU state is sampled during hardware reset just as in the MC68302.
The M68000 core is disabled by asserting the DISCPU pin high during total system reset.
5.5.15 PARITY1/BUSW
Parity is controlled by the PCSR Register in the module bus controller. This bidirectional pin
provides even or odd parity for byte 1 (bit 7–bit 0) when not in the reset state.
The state of BUSW is sampled during total system reset. When the BUSW is low during
hardware reset, it does not put the 68000 into 68008 mode with an 8 bit bus. Instead, having
the BUSW low during hardware reset will force the four EN8 bits in the CSER registers to
one, enabling support for dynamic bus sizing in the chip selects. Note that because the
68000 core is in normal 16 bit mode, if the 68000 accesses memory outside of the four chip
select areas, it always performs a normal 16 bit access.
5.5.16 PARITYE/THREESTATE
During normal operation, this bidirectional pin is the active low PARITYE (parity error)
output, and is asserted whenever one of the PED (Parity Error DRAM) bits in the PCSR is
asserted.
If this pin is low during total system reset, all bidirectional pins and output pins will be put
into three-state mode. This is intended for chip test purposes.
5.6 DRAM CONTROLLER I/O
5.6.1 Control Signal Pins
The EN302 contains 8 DRAM specific signal pins: CAS1–CAS0, RAS1–RAS0, AMUX, and
DRAMRW.
5.6.2 Column Address Strobes (CAS1–CAS0)
These active low pins allow seamless interface to Column Address Strobe (CAS) inputs on
industry standard DRAM, providing CAS for both bank 0 and bank 1 of the DRAM controller.
Two strobes support byte operations on the external 16-bit bus. CAS0 corresponds to data
pins D15-D8. CAS1 corresponds to data pins D7–D0.
5.6.3 Row Address Strobes (RAS1–RAS0)
These active low pins allow seamless interface to Row Address Strobe (RAS) inputs on
industry standard DRAM, providing RAS for both bytes of a given DRAM bank. A particular
bank corresponds to specific Base Address and Control information programmed in the
MC68EN302 DRAM control registers (see 3.2 Memory Map for a description). RAS0
corresponds to bank 0 and RAS1 corresponds to Bank 1.
5.6.4 DRAM Read/Write (DRAMRW)
This active low pin is asserted to signify that a DRAM write cycle is occurring. It is separate
from the processor bus R/W so that precharge takes place without regard to the state of R/
W.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPAK302PV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| SPAK302FC25C | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| MC68EN360EM25 | 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 |
| MC68EN360FE33 | RISC MICROCONTROLLER, CQFP240 |
| MC68360RC25 | RISC MICROCONTROLLER, CPGA241 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68302RC16 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor User’s Manual |
| MC68302RC16C | 功能描述:微處理器 - MPU 68K INTGR COM PROC DMA RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68302RC20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor User’s Manual |
| MC68302RC20C | 功能描述:微處理器 - MPU 68K INTGR COM PROC DMA RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68302RC25 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor User’s Manual |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。