參數(shù)資料
型號(hào): MC56F8036VLF
廠商: Freescale Semiconductor
文件頁數(shù): 50/164頁
文件大?。?/td> 0K
描述: IC DGTL SGNL CTLR 16BIT 48-LQFP
標(biāo)準(zhǔn)包裝: 1,250
系列: 56F8xxx
核心處理器: 56800E
芯體尺寸: 16-位
速度: 32MHz
連通性: CAN,I²C,SCI,SPI
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 39
程序存儲(chǔ)器容量: 64KB(32K x 16)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 4K x 16
電壓 - 電源 (Vcc/Vdd): 3 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 10x12b; D/A 2x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 48-LQFP
包裝: 托盤
產(chǎn)品目錄頁面: 734 (CN2011-ZH PDF)
Equivalent Circuit for ADC Inputs
56F8036 Data Sheet, Rev. 6
Freescale Semiconductor
143
10.16 Equivalent Circuit for ADC Inputs
Figure 10-18 illustrates the ADC input circuit during sample and hold. S1 and S2 are always open/closed
at the same time that S3 is closed/open. When S1/S2 are closed and S3 is open, one input of the sample
and hold circuit moves to (VREFHx - VREFLx) / 2, while the other charges to the analog input voltage. When
the switches are flipped, the charge on C1 and C2 are averaged via S3, with the result that a single-ended
analog input is switched to a differential voltage centered about (VREFHx - VREFLx) / 2. The switches
switch on every cycle of the ADC clock (open one-half ADC clock, closed one-half ADC clock). Note that
there are additional capacitances associated with the analog input pad, routing, etc., but these do not filter
into the S/H output voltage, as S1 provides isolation during the charge-sharing phase.
One aspect of this circuit is that there is an on-going input current, which is a function of the analog input
voltage, VREF, and the ADC clock frequency.
1.
Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling; 1.8pF
2.
Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing; 2.04pF
3.
Equivalent resistance for the channel select mux; 100 ohms
4.
Sampling capacitor at the sample and hold circuit. Capacitor C1 is normally disconnected from the input and is only
connected to it at sampling time; 1.4pF
Figure 10-18 Equivalent Circuit for A/D Loading
10.17 Comparator (CMP) Parameters
Table 10-21 CMP Parameters
Characteristic
Conditions/Comments
Symbol
Min
Typ
Max
Unit
Input Offset Voltage1
1. No guaranteed specification within 0.1V of VDDA or VSSA
Within range of VDDA - .1V to
VSSA + .1V
VOFFSET
—±10
±35
mV
Input Propagation Delay
tPD
—35
45
ns
Power-up time
tCPU
—TBD
TBD
1
2
3
Analog Input
4
S1
S2
S3
C1
C2
S/H
C1 = C2 = 1pF
(VREFHx - VREFLx ) / 2
125
Ω ESD Resistor
8pF noise damping capacitor
相關(guān)PDF資料
PDF描述
MC56F8037VLH IC DSP 16BIT DUAL 64-LQFP
MC56F8135VFGE IC DIGITAL SIGNAL CTLR 128-LQFP
MC56F8147VPYE IC DSP 16BIT 40MHZ 160-LQFP
MC56F8155VFGE IC DSP 16BIT 40MHZ 128-LQFP
MC56F8156VFVE IC DSP 16BIT 40MHZ 144-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC56F8036VLF 制造商:Freescale Semiconductor 功能描述:IC DSC 64KB 32MHZ 3.6V LQFP-48
MC56F8037 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
MC56F8037EVM 功能描述:開發(fā)板和工具包 - 其他處理器 MC56F8037 EVAL BOARD RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MC56F8037EVM 制造商:Freescale Semiconductor 功能描述:MC56F8037 EVALUATION BRD
MC56F8037MLH 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 16 BIT DSPHC RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT