參數(shù)資料
型號: MC56F8011VFAE
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 數(shù)字信號處理
英文描述: 0-BIT, 8 MHz, OTHER DSP, PQFP32
封裝: ROHS COMPLIANT, LQFP-32
文件頁數(shù): 115/125頁
文件大?。?/td> 1702K
代理商: MC56F8011VFAE
Award-Winning Development Environment
56F8013/56F8011 Data Sheet, Rev. 11
Freescale Semiconductor
9
1.3 Award-Winning Development Environment
Processor ExpertTM (PE) provides a Rapid Application Design (RAD) tool that combines easy-to-use
component-based software application creation with an expert knowledge system.
The CodeWarrior Integrated Development Environment is a sophisticated tool for code navigation,
compiling, and debugging. A complete set of evaluation modules (EVMs), demonstration board kit and
development system cards will support concurrent engineering. Together, PE, CodeWarrior and EVMs
create a complete, scalable tools solution for easy, fast, and efficient development.
1.4 Architecture Block Diagram
The 56F8013/56F8011’s architecture is shown in Figure 1-1, Figure 1-2, and Figure 1-3. Figure 1-1
illustrates how the 56800E system buses communicate with internal memories and the IPBus Bridge and
the internal connections between each unit of the 56800E core. Figure 1-2 shows the peripherals and
control blocks connected to the IPBus Bridge. Figure 1-3 details how the device’s I/O pins are muxed.
The figures do not show the on-board regulator and power and ground signals. Please see Part 2,
Signal/Connection Descriptions, to see which signals are multiplexed with those of other peripherals.
1.5 Synchronize ADC with PWM
ADC conversion can be synchronized with PWM module via Quad Timer channel 2 and 3 if needed.
Internally, the PWM synch signal, which is generated at every PWM start ( PWM counter returns to zero),
can be connected to the timer channel 3 input and the timer channel 2 and 3 outputs are connected to ADC
sync inputs. Timer channel 3 output is connected to SYNC0 and Timer channel 2 is connected to SYNC1.
The setting is controlled by TC3_INP bit in the SIM Control Register; see Section 6.3.1.
SYNC0 is the master ADC sync input is used to trigger both ADCA and ADCB in sequence and parallel
mode. SYNC1 is used to trigger ADCB in parallel independent mode, while SYNC0 is used to trigger
ADCA. See 56F801X Peripheral Reference Manual for additional information.
1.6 Multiple Frequency PWM
When setting both PWM channels of a complementary pair in software control mode and software control
bits are set to 1, each complementary PWM signal pair—PWM 0 and 1; PWM 2 and 3; PWM 4 and 5—can
select a PWM source of one of following sources that enables each PWM pair to output different frequency
PWM signal.
External GPIO input:
— GPIOB2 input can be used to drive PWM 0 and 1; GPIOB3 input can be used to drive
PWM 2 and 3; GPIOB4 input can be used to drive PWM 4 and 5.
Quad Timer output :
— Timer0 output can be used to drive PWM 0 and 1; Timer2 output can be used to drive
PWM 2 and 3; Timer3 output can be used to drive PWM 4 and 5.
ADC conversion result :
相關(guān)PDF資料
PDF描述
S568013MFA00E 0-BIT, 8 MHz, OTHER DSP, PQFP32
MC56F8023VLC 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP32
MC56F8033VLC 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP32
MC56F8347MPY60 16-BIT, 120 MHz, OTHER DSP, PQFP160
MC56F8355VFG60 4-BIT, 120 MHz, OTHER DSP, PQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC56F8013 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
MC56F8013E 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
MC56F8013MFAE 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 16Bit DSPHC ANGUILLA RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MC56F8013MFAER2 制造商:Freescale Semiconductor 功能描述:16 BIT DSPHC ANGUILLA - Tape and Reel
MC56F8013PB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers