
MB91460P Series
48
DS07-16615-2E
[bit 9] STRT (Start)
Writing "1" to this bit starts A/D conversion (software activation).
Write "1" again to restart conversion.
Initialized to "0" by a software reset (RST).
In continuous and stop mode, restarting is not occurred. Check BUSY bit before writing "1". (Activate conversion
after clearing.)
Do not specify forcible termination and software activation (BUSY="0" and STRT="1") at the same time.
[bit 8] reserved bit
Always write "0" to this bit.
ADCS0 : Access: Half-word, Byte
[bit 7, 6] MD1, MD0 (A/D converter mode set)
These bits the operation mode.
Single mode:
A/D conversion is continuous performed from the selected start channel (ADSCH)
to the selected end channel (ADECH). The conversion stops once it has been done
for all these channels.
Continuous mode:
A/D conversion is repeatedly performed from the selected start channel (ADSCH)
to the selected end channel (ADECH) in a row.
Stop mode:
A/D conversion is performed from the selected start channel (ADSCH) to
the selected end channel (ADECH), followed by a pause after each channel.
The conversion is resumed upon activation.
When A/D conversion is started in continuous mode or stop mode, conversion operation continued until stopped
by the BUSY bit.
Conversion is stopped by writing "0" to the BUSY bit.
On activation after forcibly stopping, conversion starts from the start channel, selected by ADSCH register.
Reactivation during A/D conversion is disabled for any of the timer, external trigger and software start sources
in single mode 2, continuous and stop mode.
76543210
Bit
MD1
MD0
S10
ACH4
ACH3
ACH2
ACH1
ACH0 /
ACHMD
00000000
Initial value
R/W
RRRR
R,W
Attribute
MD1
MD0
Operating mode
0
Single mode 1 (Reactivation during A/D conversion is allowed)
0
1
Single mode 2 (Reactivation during A/D conversion is not allowed)
1
0
Continuous mode (Reactivation during A/D conversion is not allowed)
1
Stop mode (Reactivation during A/D conversion is not allowed)