參數(shù)資料
型號(hào)： MB90F897SPMT
元件分類： 微控制器/微處理器
英文描述： MICROCONTROLLER, PQFP48
封裝： 7 X 7 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-48
文件頁數(shù)： 49/84頁
文件大小： 1773K
代理商： MB90F897SPMT
MB90895 Series
DS07-13731-4E
53
13. Address Matching Detection Function Outline
The address matching detection function checks if an address of an instruction to be processed next to a currently-
processed instruction is identical with an address specified in the detection address register. If the addresses
match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction,
and process branches to the interrupt process program. Using INT9 interrupt, this function is available for
correcting program by batch processing.
Address matching detection function outline
An address of an instruction to be processed next to a currently-processed instruction of the program is always
retained in an address latch via internal data bus. By the address matching detection function, the address
value retained in the address latch is always compared with an address specified in detection address setting
register. If the compared address values match with each other, an instruction to be processed next by CPU
is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with
interrupt permission bit. Generation of interrupt, which is caused by address matching between the address
retained in address latch and the address specified in address setting register, is permitted and prohibited on
a register-by-register basis.
Address matching detection function block diagram
Address latch
Retains address value output to internal data bus.
Address detection control register (PACSR)
Specifies if interrupt is permitted or prohibited when addresses match with each other.
Detection address setting (PADR0, PADR1)
Specifies addresses to be compared with values in address latch.
PADR0
24 bit
AD1E
AD0E
PACSR
PADR1
24 bit
Reserved
Address latch
Detection address setting register 0
Detection address setting register 1
INT9 instruction
(generate INT9 interrupt)
Address detection control register (PACSR)
Reserved: Be sure to set to “0.”
In
te
rna
ldat
a
bu
s
Comp
ar
at
or
相關(guān)PDF資料
PDF描述
MB90F922NB 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP120
MB90F923NA 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP120
MB90F923NAS 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP120
MB90F924NAS 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP120
MB90F952MBSPFV 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB90F947APFR-GS-SPE1 制造商:FUJITSU 功能描述:
MB90F962SPMCR-GE1 制造商:FUJITSU 功能描述:IC MCU 16BIT 16LX 48LQFP
MB90F962SPMCR-G-JNE1 制造商:FUJITSU 功能描述:
MB90V340A-102CR 制造商:FUJITSU 功能描述:
MB-910 制造商:Circuit Test 功能描述:BREADBOARD WIRING KIT - 350 PCS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*