
MB90895 Series
52
DS07-13731-4E
CAN controller block diagram
TX
Set and clear reception
buffer and transmission buffer
Set reception
buffer
ID selection
CRC error
Reception
DLC
CRC generation circuit/
error check
Stuffing
error
Reception
shift register
Destuffing/stuffing
error check
Acceptance
filter
Reception
buffer
decision circuit
Reception buffer
RAM address
generation circuit
Reception buffer, transmission buffer,
reception DLC, transmission DLC, ID selection
Arbitration lost
Arbitration
check
Bit error
check
ACK error
Acknowledgment
error check
Form error
check
Input
latch
Pin
BTR
PSC
TS1
TS2
RSJ
TOE
TS
RS
HALT
NIE
NT
NS1,0
CSR
RTEC
BVALR
TREQR
TCANR
TRTRR
RFWTR
TCR
TIER
RCR
RIER
RRTRR
ROVRR
AMSR
AMR0
AMR1
0
1
LEIR
IDR0 to 7
DLCR0 to 7
DTR0 to 7
RAM
RX
IDER
CPU
operation
clock
Prescaler
(dividing by 1 to 64)
Bit timing
generation circuit
Node status
transition interrupt
generation circuit
Node status
transition
interrupt signal
Bus
status
decision
circuit
Idle, interrupt, suspend,
transmit, receive, error,
and overload
Error
control
circuit
Transmission/
reception
sequence
Clear transmission
buffer
Transmission
buffer
decision circuit
Trans-
mission
buffer
Data
counter
Acceptance
filter control
circuit
Trans-
mission
DLC
Recep-
tion
DLC
ID
selection
Bit error, stuff error,
CRC error, frame
error, ACK error
Arbitration
lost
Error frame
generation
circuit
Overload
frame
generation
circuit
Output
driver
Pin
Transmission
buffer
Transmission
shift register
Transmission
DLC
CRC
generation
circuit
Stuffing
ACK
generation
circuit
Set and clear
transmission buffer
Transmission
completion interrupt
generation circuit
Trans-
mission
completion
interrupt
signal
Set reception buffer
Reception completion
interrupt generation
circuit
Reception
completion
interrupt
signal
Operation clock (TQ)
Sync segment
Time segment 1
Time segment 2
F2MC-16LX bus