參數(shù)資料
型號: MB90F897SPMT
元件分類: 微控制器/微處理器
英文描述: MICROCONTROLLER, PQFP48
封裝: 7 X 7 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-48
文件頁數(shù): 27/84頁
文件大小: 1773K
代理商: MB90F897SPMT
MB90895 Series
DS07-13731-4E
33
4.
16-bit Input/Output Timer
The 16-bit input/output timer is a compound module composed of 16-bit free-run timer, (1 unit) and input capture
(2 units, 4 input pins). The timer, using the 16-bit free-run timer as a basis, enables measurement of clock cycle
of an input signal and its pulse width.
Configuration of 16-bit input/output timer
The 16-bit input/output timer is composed of the following modules:
16-bit free-run timer (1 unit)
Input capture (2 units, 2 input pins per unit)
Functions of 16-bit input/output timer
(1) Functions of 16-bit free-run timer
The 16-bit free-run timer is composed of 16-bit up counter, timer counter control status register, and prescaler.
The 16-bit up counter increments in synchronization with dividing ratio of machine clock.
Count clock is set among 8 types of machine clock dividing rates.
Count clock :
φ, φ/2, φ/4, φ/8, φ/16, φ/32, φ/64, φ/128
Generation of interrupt is allowed by counter value overflow.
Activation of expanded intelligent I/O service (EI2OS) is allowed by interrupt generation.
Counter value of 16-bit free-run timer is cleared to “0000H” by either resetting or software-clearing with timer
count clear bit (TCCS: CLR).
Counter value of 16-bit free-run timer is output to input capture, which is available as base time for capture
operation.
(2) Functions of input capture
The input capture, upon detecting an edge of a signal input to the input pin from external device, stores a counter
value of 16-bit free-run timer at the time of detection into the input capture data register. The function includes
the input capture data registers corresponding to four input pins, input capture control status register, and edge
detection circuit.
Rising edge, falling edge, and both edges are selectable for detection.
Generating interrupt on CPU is allowed by detecting an edge of input signal.
Expanded intelligent I/O service (EI2OS) is activated by interrupt generation.
The four input capture input pins and input capture data registers allows monitoring of a maximum of four events.
16-bit input/output timer block diagram
Internal data bus
Input capture
Special-
purpose bus
16-bit free-run
timer
相關PDF資料
PDF描述
MB90F922NB 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP120
MB90F923NA 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP120
MB90F923NAS 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP120
MB90F924NAS 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP120
MB90F952MBSPFV 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
相關代理商/技術參數(shù)
參數(shù)描述
MB90F947APFR-GS-SPE1 制造商:FUJITSU 功能描述:
MB90F962SPMCR-GE1 制造商:FUJITSU 功能描述:IC MCU 16BIT 16LX 48LQFP
MB90F962SPMCR-G-JNE1 制造商:FUJITSU 功能描述:
MB90V340A-102CR 制造商:FUJITSU 功能描述:
MB-910 制造商:Circuit Test 功能描述:BREADBOARD WIRING KIT - 350 PCS