參數(shù)資料
型號(hào): M58LR128FB95ZB6E
廠商: NUMONYX
元件分類: PROM
英文描述: 8M X 16 FLASH 1.8V PROM, 95 ns, PBGA56
封裝: 7.70 X 9 MM, 0.75 MM PITCH, LEAD FREE, VFBGA-56
文件頁數(shù): 57/82頁
文件大小: 1303K
代理商: M58LR128FB95ZB6E
M58LR128FT, M58LR128FB
60/82
APPENDIX B. COMMON FLASH INTERFACE
The Common Flash Interface is a JEDEC ap-
proved, standardized data structure that can be
read from the Flash memory device. It allows a
system software to query the device to determine
various electrical and timing parameters, density
information and functions supported by the mem-
ory. The system can interface easily with the de-
vice, enabling the software to upgrade itself when
necessary.
When the Read CFI Query Command is issued
the device enters CFI Query mode and the data
structure is read from the memory. Tables 31, 32,
33, 34, 35, 36, 37, 38, 39 and 40 show the ad-
dresses used to retrieve the data. The Query data
is always presented on the lowest order data out-
puts (DQ0-DQ7), the other outputs (DQ8-DQ15)
are set to 0.
The CFI data structure also contains a security
area where a 64 bit unique security number is writ-
Map). This area can be accessed only in Read
mode by the final user. It is impossible to change
the security number after it has been written by
ST. Issue a Read Array command to return to
Read mode.
Table 31. Query Structure Overview
Note: The Flash memory display the CFI data structure when CFI Query command is issued. In this table are listed the main sub-sections
detailed in Tables 32, 33, 34, and 35. Query data is always presented on the lowest order data outputs.
Table 32. CFI Query Identification String
Offset
Sub-section Name
Description
000h
Reserved
Reserved for algorithm-specific information
010h
CFI Query Identification String
Command set ID and algorithm data offset
01Bh
System Interface Information
Device timing & voltage information
027h
Device Geometry Definition
Flash device layout
P
Primary Algorithm-specific Extended Query table
Additional information specific to the Primary
Algorithm (optional)
A
Alternate Algorithm-specific Extended Query table
Additional information specific to the Alternate
Algorithm (optional)
080h
Security Code Area
Lock Protection Register
Unique device Number and
User Programmable OTP
Offset
Sub-section Name
Description
Value
000h
0020h
Manufacturer Code
ST
001h
88C4h
88C5h
Device Code
Top
Bottom
002h
Reserved
003h
Reserved
004h-00Fh
Reserved
010h
0051h
Query Unique ASCII String "QRY"
"Q"
011h
0052h
"R"
012h
0059h
"Y"
013h
0003h
Primary Algorithm Command Set and Control Interface ID code 16
bit ID code defining a specific algorithm
014h
0000h
015h
offset = P = 000Ah
Address for Primary Algorithm extended Query table (see Table
p = 10Ah
016h
0001h
017h
0000h
Alternate Vendor Command Set and Control Interface ID Code
second vendor - specified algorithm supported
NA
018h
0000h
019h
value = A = 0000h
Address for Alternate Algorithm extended Query table
NA
01Ah
0000h
相關(guān)PDF資料
PDF描述
M58LW128A150N1 8M X 16 FLASH 3V PROM, 150 ns, PDSO56
M58WR064HU70ZB6U 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA44
M59DR032F100N1T 2M X 16 FLASH 1.8V PROM, 100 ns, PDSO48
M5F7924 24 V FIXED NEGATIVE REGULATOR, PSFM3
M5F7920 20 V FIXED NEGATIVE REGULATOR, PSFM3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M58LR128FB95ZB6F 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M58LR128FB95ZB6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M58LR128FT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M58LR128FT85ZB6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M58LR128FT85ZB6E 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory