
Rev.2.00
May 28, 2004
page 34 of 100
38C2 Group (A Version)
b7
Transmit buffer empty flag (TBE)
0: Buffer full
1: Buffer empty
Receive buffer full flag (RBF)
0: Buffer empty
1: Buffer full
Transmit shift completion flag (TSC)
0: Transmit shift in progress
1: Transmit shift completed
Overrun error flag (OE)
0: No error
1: Overrun error
Parity error flag (PE)
0: No error
1: Parity error
Framing error flag (FE)
0: No error
1: Framing error
Summing error flag (SE)
0: (OE) U (PE) U (FE)=0
1: (OE) U (PE) U (FE)=1
Not used (returns “1” when read)
Serial I/O status register
Serial I/O control register
b0
BRG count source selection bit (CSS)
0: f(XIN) (f(XCIN) in low-speed mode)
1: f(XIN)/4 (f(XCIN)/4 in low-speed mode)
Serial I/O synchronous clock selection bit (SCS)
0: BRG output divided by 4 when clock synchronous
serial I/O is selected.
BRG output divided by 16 when UART is selected.
1: External clock input when clock synchronous serial
I/O is selected.
External clock input divided by 16 when UART is selected.
SRDY output enable bit (SRDY)
0: P57 [P30] pin operates as ordinary I/O pin
1: P57 [P30] pin operates as S RDY output pin
Transmit interrupt source selection bit (TIC)
0: Interrupt when transmit buffer has emptied
1: Interrupt when transmit shift operation is completed
Transmit enable bit (TE)
0: Transmit disabled
1: Transmit enabled
Receive enable bit (RE)
0: Receive disabled
1: Receive enabled
Serial I/O mode selection bit (SIOM)
0: Clock asynchronous (UART) serial I/O
1: Clock synchronous serial I/O
Serial I/O enable bit (SIOE)
0: Serial I/O disabled
(pins P54 [P30] to P57 [P33] operate as ordinary I/O pins)
1: Serial I/O enabled
(pins P54 [P30] to P57 [P33] operate as serial I/O pins)
b7
UART control register
Character length selection bit (CHAS)
0: 8 bits
1: 7 bits
Parity enable bit (PARE)
0: Parity checking disabled
1: Parity checking enabled
Parity selection bit (PARS)
0: Even parity
1: Odd parity
Stop bit length selection bit (STPS)
0: 1 stop bit
1: 2 stop bits
P55/TXD1 [P32/TxD2] P-channel output disable bit (POFF)
0: CMOS output (in output mode)
1: N-channel open drain output (in output mode)
Not used (return “1” when read)
b0
(SIO1STS : address 001D 16)
[SIO2STS : address 001F 16]
(SIO1CON : address 0FE0 16)
[SIO2CON : address 0FE3 16]
(UART1CON : address 0FE1 16)
[UART2CON : address 0FE4 16]
( ) : For Serial I/O1
[ ] : For Serial I/O2
Fig. 29 Structure of serial I/O related registers
sNotes on serial I/O
When setting transmit enable bit to “1”, the serial I/O transmit inter-
rupt request bit is automatically set to “1”. When not requiring the
interrupt occurrence synchronous with the transmision enabled, take
the following sequence.
Set the serial I/O transmit interrupt enable bit to “0” (disabled).
Set the transmit enable bit to “1”.
Set the serial I/O transmit interrupt request bit to “0” after 1 or more
instructions have been executed.
Set the serial I/O transmit interrupt enable bit to “1” (enabled).