- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384637 > M37920FCCGP (Mitsubishi Electric Corporation) Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī)) PDF資料下載
參數(shù)資料
| 型號(hào)： | M37920FCCGP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī)) |
| 中文描述： | 單片微機(jī)16位的CMOS（16位單片機(jī)） |
| 文件頁(yè)數(shù)： | 86/158頁(yè) |
| 文件大?。?/td> | 1261K |
| 代理商： | M37920FCCGP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
M37920FCCGP, M37920FCCHP
M37920FGCGP, M37920FGCHP
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
MITSUBISHI MICROCOMPUTERS
86
(2) Repeat transfer mode
In the repeat transfer mode, the single transfer is repeated. First, set
up the number of bits per 1 transfer unit, transfer method, transfer
mode, and transfer address direction by using the DMAi mode regis-
ter L. Next, write the transfer source block
’
s transfer start address in
the SAR and the transfer destination block
’
s transfer start address in
the DAR. Further, write the desired number of bytes to be trans-
ferred, into the TCR, and set up the DMAi control register and DMAC
control register. The DMA request is now acceptable. When the DMA
request occurs in this state, DMA transfer starts. Even when the
number of remaining bytes, which was read from the TCR, becomes
0, the DMA enable bit is not cleared to
“
0
”
. When the burst transfer
mode is selected, the DMA request bit is not cleared to
“
0
”
, also.
When the cycle steal transfer mode is selected, the DMA request bit
is cleared to
“
0
”
each time when 1-transfer-unit data has been trans-
ferred.
Fig. 79 Timing diagram example in repeat transfer mode (burst transfer mode)
φ
1
ALE
RD
DMAACK
i
TC
sar
dar
sar + 4
dar + 4
sar
dar
H
BLW
BHW
(CPU)
Data0
Data1
Data2
L
H
L
H
L
H
sar
sar + 5
Data0
Data1
Data2
dar
dar + 5
L
H
L
H
L
H
A
0
–
A
23
D
0
–
D
7
D
8
–
D
15
Transfer of 1 transfer unit
Data0
L
Data0
H
Data0
L
Data0
H
Data2
L
Data2
H
Data2
L
Data2
H
Data0
L
Data0
H
G
This example applies on the following conditions:
External data bus width
Transfer unit
Transfer method
Transfer source address direction
Transfer destination address direction
Transfer source area
’
s wait
Transfer destination area
’
s wait
sar
dar
Value which has been set to TCR
Bus user
: 16 bits
: 16 bits
: 2-bus cycle transfer
: Forward
: Forward
: 0 wait
: 0 wait
: Value which has been set to SARi (even)
: Value which has been set to DARi (even)
: 6
: CPU
→
DMAC
Transfer destination
memory
Transfer source
memory
Transfer
Transfer of entire data (first)
Transfer of entire data (second)
The values written in the SAR, DAR, and TCR first are retained in the
internal latches. The contents of the latches are transferred to the
SAR, DAR and TCR at the end of the last transfer cycle. Therefore,
when the burst transfer mode is selected, the transfer operation is re-
peated starting with the values written first. When the cycle steal
transfer mode is selected, these values are used as the initial values
and transfer is performed each time the DMA request bit is set to
“
1
”
.
To forcedly terminate transfer, input
“
L
”
level to the pin TC or write the
value
“
0
”
to the DMA enable bit.
In the repeat transfer mode, TC signal output and the setting the in-
terrupt request bit of the DMA interrupt control register to
“
1
”
are not
performed.
Figure 78 shows the timing diagram example in the repeat transfer
mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37920FCCHP | Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī)) |
| M37920FGCHP | Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī)) |
| M3802 | Single Chip 8 Bits Microcomputer(8位單片機(jī)) |
| M3820 | Single Chip 8 Bits Microcomputer(8位單片機(jī)) |
| M3822 | Single Chip 8 Bits Microcomputer(8位單片機(jī)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37920FCCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920S4CGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER |
| M37P75C4P3 | 功能描述:汽車連接器 Pin Contact RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。