參數(shù)資料
型號(hào)： M37920FCCGP
廠商： Mitsubishi Electric Corporation
英文描述： Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī))
中文描述： 單片微機(jī)16位的CMOS（16位單片機(jī)）
文件頁(yè)數(shù)： 29/158頁(yè)
文件大?。?/td> 1261K
代理商： M37920FCCGP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
29
M37920FCCGP, M37920FCCHP
M37920FGCGP, M37920FGCHP
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
MITSUBISHI MICROCOMPUTERS
Microprocessor mode
V
CC
level voltage is applied
10
SFR area
Internal RAM area
External memory area
External memory area
Low-order address (A
0
to A
7
) is output.
Middle-order address (A
8
to A
15
) is output.
Multiplexed address (MA
0
to MA
7
) is
output
(Note 3)
High-order address (A
16
to A
23
) is output.
Multiplexed address (MA
8
to MA
11
) is
output
(Note 3)
Low-order data (D
0
to D
7
, data at even-
numbered address) is input/output.
Low-order data (D
0
to D
7
, data at even-/
odd-numbered address) is input/output.
Low-order data (D
0
to D
7
, data at odd-
numbered address) is input/output.
I/O port pins P2
0
to P2
7
Ready signal RDY is input.
I/O port pin P3
0
(Note 5)
Read signal RD is output
Write signal BLW (write to even-num-
bered address) is output.
Write signal BLW (write to even-/odd-
numbered address) is output.
Write signal BHW (write to odd-num-
bered address) is output.
I/O port pin P3
3
Memory expansion mode
V
SS
level voltage is applied
01
SFR area
Internal RAM area
Internal ROM area
External memory area
Low-order address (A
0
to A
7
) is output.
Middle-order address (A
8
to A
15
) is output.
Multiplexed address (MA
0
to MA
7
) is output
(Note 3)
High-order address (A
16
to A
23
) is output.
Multiplexed address (MA
8
to MA
11
) is out-
put
(Note 3)
Low-order data (D
0
to D
7
, data at even-
numbered address) is input/output.
Low-order data (D
0
to D
7
, data at even-/
odd-numbered address) is input/output.
Low-order data (D
0
to D
7
, data at odd-num-
bered address) is input/output.
I/O port pins P2
0
to P2
7
I/O port pin P3
0
Ready signal RDY is input
(Note 5).
Read signal RD is output.
Write signal BLW (write to even-numbered
address) is output.
Write signal BLW (write to even-/odd-num-
bered address) is output.
Write signal BHW (write to odd-numbered
address) is output.
I/O port pin P3
3
Table 10. Relationship between processor modes, memory area, and port function
Single-chip mode
V
SS
level voltage is applied
Pin MD0
Processor mode
bits
(Note 2)
SFR area
Internal RAM area
Internal ROM area
Other area
Mode
(Note 1)
00
SFR area
Internal RAM area
Internal ROM area
(Do not access.)
I/O port pins P10
0
to P10
7
I/O port pins P11
0
to P11
7
I/O port pins P0
0
to P0
7
I/O port pins P1
0
to P1
7
I/O port pins P2
0
to P2
7
I/O port pin P3
0
I/O port pin P3
1
I/O port pin P3
2
I/O port pin P3
3
M
Port pins P10
0
to P10
7
Port pins P11
0
to P11
7
Port pins P0
0
to P0
7
Port pins
P1
0
to P1
7
External data bus
width = 16 bits
External data bus
width = 8 bits
External data bus
width = 16 bits
External data bus
width = 8 bits
Port pins
P2
0
to P2
7
Port pin P3
0
Port pin P3
1
External data bus
width = 16 bits
External data bus
width = 8 bits
External data bus
width = 16 bits
External data bus
width = 8 bits
Port pin
P3
2
Port pin
P3
3
Notes 1:
For details of the processor mode setting, see Table 9.
2:
Processor mode bits = bits 1 and 0 of the processor mode register 0 (address 5E
16).
3:
While DRAM space is accessed, the multiplexed address is output.
4:
In the memory expansion mode, by the corresponding select bits of the processor mode register 0 and 1 (addresses 5E
16
, 5F
16
), port pins P3
0
, P4
0
to
P4
3
can operate as pins for RDY input, ALE output,
φ
1
output, HLDA output, HOLD input, respectively.
In the microprocessor mode, by the above select bits, the above pins (RDY, ALE,
φ
1
, HLDA, HOLD) can operate as port pins P3
0
, P4
0
to P4
3
, respec-
tively.
5:
In the memory expansion mode, port pin P9
0
can operate as the CS
0
output pin by the CS
0
output select bit of the CS
0
control register L (bit 7 at address 80
16
).
6:
In the memory expansion and microprocessor modes, port pins P9
1
to P9
3
can operate as the CS
1
/CS
2
/CS
3
output pins by the CS
i
output select bits (i =
1 to 3) (bit 7s at addresses 82
16
, 84
16
, 86
16
).
I/O port pin P4
0
I/O port pin P4
1
Clock
φ
1
is output
(Note 4)
.
I/O port pin P4
2
I/O port pin P4
3
I/O port pin P9
0
I/O port pins P9
1
to P9
3
Port pin P4
0
Port pin P4
1
Port pin P4
2
Port pin P4
3
Port pin P9
0
Port pins P9
1
to P9
3
I/O port pin P4
0
Address latch enable signal ALE is output
(Note 4)
.
I/O port pin P4
1
Clock
φ
1
is output
(Note 4)
.
I/O port pin P4
2
Hold acknowledge signa HLDA is output
(Note 4)
.
I/O port pin P4
3
Hold request signal HOLD is input
(Note 4)
.
I/O port pin P9
0
Chip select signal CS
0
is output
(Note 5)
.
I/O port pins P9
1
to P9
3
C
hip select signals CS
1
to CS
3
are output
(Note 6)
.
Address latch enable signal ALE is output.
I/O port pin P4
0
(Note 4)
Clock
φ
1
is output.
I/O port pin P4
1
(Note 4)
Hold acknowledge signal HLDA is output.
I/O port pin P4
2
(Note 4)
Hold request signal HOLD is input.
I/O port pin P4
3
(Note 4)
Chip select signal CS
0
is output.
I/O port pin P9
1
to P9
3
Chip select signals CS
1
to CS
3
are output
(Note 6)
.
相關(guān)PDF資料
PDF描述
M37920FCCHP Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī))
M37920FGCHP Single Chip 16 Bits CMOS Microcomputer(16位單片機(jī))
M3802 Single Chip 8 Bits Microcomputer(8位單片機(jī))
M3820 Single Chip 8 Bits Microcomputer(8位單片機(jī))
M3822 Single Chip 8 Bits Microcomputer(8位單片機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37920FCCHP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
M37920FGCGP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
M37920FGCHP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
M37920S4CGP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER
M37P75C4P3 功能描述:汽車(chē)連接器 Pin Contact RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類(lèi)型: 觸點(diǎn)電鍍:Nickel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*