- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384637 > M37920FCCGP (Mitsubishi Electric Corporation) Single Chip 16 Bits CMOS Microcomputer(16位單片機) PDF資料下載
參數(shù)資料
| 型號： | M37920FCCGP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
| 中文描述： | 單片微機16位的CMOS（16位單片機） |
| 文件頁數(shù)： | 16/158頁 |
| 文件大小： | 1261K |
| 代理商： | M37920FCCGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
M37920FCCGP, M37920FCCHP
M37920FGCGP, M37920FGCHP
MITSUBISHI MICROCOMPUTERS
16
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
BANK
In order to effectively use the integrated hardware on the chip, this
CPU core uses an address generating method with a 24-bit address
split into high-order 8 bits and low-order 16 bits. In other words, the
64 Kbytes specified by the low-order 16 bits are one unit (referred to
as
“
bank
”
), and the address space is divided into 256 banks (0
16
to
FF
16
) specified by the high-order 8 bits.
In the program area on the address space, the bank is specified by
the program bank register (PG), and the address in the bank is
specified by the program counter (PC).
As for each bank boundary, when an overflow has occurred in PC,
the contents of PG are incremented by 1. When a borrow has oc-
curred in PC, the contents of PG are decremented by 1. Under the
normal conditions, therefore, programming without concern for the
bank boundaries is possible. Furthermore, as for the data area on
the address space, the bank is specified by the data bank register
(DT), and the address in the bank is specified by the operation result
by using the various addressing modes
(Note).
Note:
Some addressing modes directly specify a bank.
DIRECT PAGE
The internal memory and control registers for internal peripheral de-
vices, etc. are assigned to bank 0
16
(addresses 0
16
to FFFF
16
). The
direct page and direct addressing modes have been provided for the
effective access to bank 0
16
. In the 7900 Series, two types of direct
addressing modes are available: the conventional direct addressing
mode which uses only DPR0, as in the 7700 Series, and the ex-
panded direct addressing mode, which uses up to 4 direct page reg-
isters as selected by the user. The addressing mode is selected
according to the contents of bit 1 of the processor mode register 1.
This bit 1 is cleared to
“
0
”
at reset. (In other words, the conventional
direct addressing mode is selected.) However, once this bit 1 has
been set to
“
1
”
by software, this bit cannot be cleared to
“
0
”
again,
except by reset. That is to say, when one of these two direct address-
ing modes has been selected just after reset, the selected address-
ing mode cannot be switched to another one while the program is
running.
I
Conventional direct addressing mode
The direct page area consists of 256-byte space. Its bank address is
“
00
16
”
, and the base address of its low-order 16-bit address is speci-
fied by the contents of the direct page register 0 (DPR0). In this con-
ventional direct addressing modes, a value (1 byte) just after an
instruction code is regarded as an offset value for the DPR0 con-
tents, and the CPU accesses each address in the direct page area.
I
Expanded direct addressing mode
The direct page area consists of four 64-byte spaces. Their bank
address is
“
00
16
”
, and the four base addresses of their low-order 16-
bit addresses are respectively specified by the contents of four direct
page registers. In this expanded direct addressing mode, a value (1
byte) just after an instruction code is regarded as follows:
High-order 2 bits: regarded as a selection field for DPR0 to DPR3.
Low-order 6 bits: regarded as an offset value for the selected direct
page register.
Then, the CPU accesses each address in each direct page area:
Refer to
“
7900 Series Software Manual
”
for details concerning the
various addressing modes which use the direct page area.
Instruction Set
The CPU core of the 7900 Series has an expanded instruction set
based on the existing 7700/7751 Series
’
CPU core. In addition, its
source code (mnemonic) has the complete upper compatibility with
the 7700 Series instruction set.
For details concerning addressing modes and instruction set, refer to
“
7900 Series Software Manual
”
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37920FCCHP | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
| M37920FGCHP | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
| M3802 | Single Chip 8 Bits Microcomputer(8位單片機) |
| M3820 | Single Chip 8 Bits Microcomputer(8位單片機) |
| M3822 | Single Chip 8 Bits Microcomputer(8位單片機) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37920FCCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920S4CGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER |
| M37P75C4P3 | 功能描述:汽車連接器 Pin Contact RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點電鍍:Nickel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。