- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385493 > LP3972 (National Semiconductor Corporation) Power Management Unit for Advanced Application Processors PDF資料下載
參數(shù)資料
| 型號(hào)： | LP3972 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Power Management Unit for Advanced Application Processors |
| 中文描述： | 電源管理單元的高級(jí)應(yīng)用處理器 |
| 文件頁(yè)數(shù)： | 53/59頁(yè) |
| 文件大?。?/td> | 1072K |
| 代理商： | LP3972 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)
Application Note - LP3972 Reset Sequence
(Continued)
POWER-ON TIMING
Symbol
t1
t2
t3
t4
t5
Description
Delay from V
CC
_RTC assertion to nRSTO de-assertion
Delay from nBATT_FLT de-assertion to nRSTI assertion
Delay from nRST de-assertion to SYS_EN assertion
Delay from SYS_EN assertion to PWR_EN assertion
Delay from PWR_EN assertion to nRSTO de-assertion
Min
50
Typ
Max
Units
mS
μS
mS
mS
mS
100
10
125
125
HARDWARE RESET SEQUENCE
Hardware reset initiates when the nRSTI signal is asserted
(low). Upon assertion of nRST the processor enters hard-
ware reset state. The LP3972 holds the nRST low long
enough (50 ms typ.) to allow the processor time to initiate the
reset state.
RESET SEQUENCE
1.
nRSTI is asserted.
2.
nRSTO is asserted and will de-asserts after a minimum
of 50 mS
3.
The Applications processor waits for the de-assertion of
nBATT_FLT to indicate system power (V
IN
) is available.
4.
After system power (V
IN
) is turned on, the LP3972 de-
asserts nBATT_FLT.
5.
The Applications processor asserts SYS_EN, the
LP3972 enables the system high-voltage power sup-
plies. The Applications processor starts its countdown
timer.
The LP3972 enables the high-voltage power supplies.
Countdown timer expires; the Applications processor
asserts PWR_EN to enable the low-voltage power sup-
plies. The processor starts the countdown timer.
The Applications processor asserts PWR_EN, the
LP3972 enables the low-voltage regulators.
Countdown timer expires; If enabled power domains are
OK (I
2
C read) the power up sequence continues by
enabling the processors 13 MHz oscillator and PLL’s.
10. The Applications processor begins the execution of
code.
6.
7.
8.
9.
L
www.national.com
53
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP3981ILD-3.3 | Micropower, 300mA Ultra Low-Dropout CMOS Voltage |
| LP3991TLX-1.8 | 300mA Linear Voltage Regulator for Digital Applications |
| LP3991TLX-2.0 | 300mA Linear Voltage Regulator for Digital Applications |
| LP3991TLX-2.5 | 300mA Linear Voltage Regulator for Digital Applications |
| LP3991TLX-2.8 | 300mA Linear Voltage Regulator for Digital Applications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP3972_08 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Power Management Unit for Advanced Application Processors |
| LP3972SQ-0514/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3972SQ-5810/NOPB | 功能描述:監(jiān)控電路 Pwr Mgmt Unit RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| LP3972SQ-A413 | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3972SQ-A413/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。