- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385493 > LP3972 (National Semiconductor Corporation) Power Management Unit for Advanced Application Processors PDF資料下載
參數(shù)資料
| 型號： | LP3972 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Power Management Unit for Advanced Application Processors |
| 中文描述： | 電源管理單元的高級應(yīng)用處理器 |
| 文件頁數(shù)： | 17/59頁 |
| 文件大?。?/td> | 1072K |
| 代理商： | LP3972 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
I
2
C Compatible Serial Interface Electrical Specifications (SDA and SCL)
Unless otherwise noted, V
IN
= 3.6V. Typical values and limits appearing in normal type apply for T
J
= 25C. Limits appearing in
boldface
type apply over the entire junction temperature range for operation, 40C to +125C. (Notes 2, 6) and (Note 9)
Symbol
V
IL
V
IH
V
OL
I
OL
F
CLK
t
BF
t
HOLD
t
CLKLP
t
CLKHP
t
SU
t
DATAHLD
t
CLKSU
T
SU
T
TRANS
Parameter
Conditions
Min
0.5
Typ
Max
Units
V
Low Level Input Voltage
High Level Input Voltage
Low Level Output Voltage
Low Level Output Current
Clock Frequency
Bus-Free Time Between Start and Stop
Hold Time Repeated Start Condition
CLK Low Period
CLK High Period
Set Up Time Repeated Start Condition
Data Hold Time
Data Set Up Time
Set Up Time for Start Condition
Maximum Pulse Width of Spikes that
Must be Suppressed by the Input Filter
of Both DATA & CLK Signals
(Note 14)
(Note 14)
(Note 14)
V
OL
= 0.4V (Note 14)
(Note 14)
(Note 14)
(Note 14)
(Note 14)
(Note 14)
(Note 14)
(Note 14)
(Note 14)
(Note 14)
(Note 14)
0.3 V
RTC
V
RTC
0.2 V
TRC
0.7 V
RTC
0
3.0
mA
kHz
μs
μs
μs
μs
μs
μs
ns
μs
ns
400
1.3
0.6
1.3
0.6
0.6
0
100
0.6
50
Note 1:
Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device
is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical
Characteristics tables.
Note 2:
All voltages are with respect to the potential at the GND pin.
Note 3:
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be
derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125C), the maximum power
dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application (
θ
JA
), as given by the
following equation: TA-MAX = TJ-MAX-OP – (
θ
JA
x PD-MAX).
Note 4:
Junction-to-ambient thermal resistance (
θ
JA
) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC
standard JESD51–7. The test board is a 4-layer FR-4 board measuring 102 mm x 76 mm x 1.6 mm with a 2x1 array of thermal vias. The ground plane on the board
is 50 mm x 50 mm. Thickness of copper layers are 36 μm/1.8 μm/18 μm/36 μm (1.5 oz/1 oz/1 oz/1.5 oz). Ambient temperature in simulation is 22C, still air. Power
dissipation is 1W. Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation
exists, special care must be paid to thermal dissipation issues in board design. The value of
θ
JA
of this product can vary significantly, depending on PCB material,
layout, and environmental conditions. In applications where high maximum power dissipation exists (high V
IN
, high I
OUT
), special care must be paid to thermal
dissipation issues. For more information on these topics, please refer to
Application Note 1187: Leadless Leadframe Package (LLP) and the Power Efficiency and
Power Dissipation
section of this datasheet.
Note 5:
The Human body model is a 100 pF capacitor discharged through a 1.5 k resistor into each pin. (MIL-STD-883 3015.7) The machine model is a 200
pF capacitor discharged directly into each pin. (EAIJ)
Note 6:
All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are production
tested, guaranteed through statistical analysis or guaranteed by design. All limits at temperature extremes are guaranteed via correlation using standard Statistical
Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).
Note 7:
Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value.
Note 8:
Back-up battery charge current is programmable via the I
2
C compatible interface. Refer to the Application Section for more information.
Note 9:
The I
2
C signals behave like open-drain outputs and require an external pull-up resistor on the system module in the 2 k
to 20 k
range.
Note 10:
LDO_RTC voltage can track LDO3 voltage. LP3972 has a tracking function (nIO_TRACK). When enabled, LDO_RTC voltage will track LDO3 voltage
within 200mV down to 2.8V when LDO3 is enabled
Note 11:
V
minimum for line regulation values is 2.7V for LDOs 1–3 and 1.8V for LDOs 4 and 5. Condition does not apply to input voltages below the minimum
input operating voltage.
Note 12:
The input voltage range recommended for ideal applications performance for the specified output voltages is given below:
V
IN
= 2.7V to 5.5V for 0.80V
<
V
OUT
<
1.8V
V
IN
= (V
OUT
+ 1V) to 5.5V for 1.8V
≤
V
OUT
≤
3.3V
Note 13:
Test condition: for V
OUT
less than 2.7V, V
IN
= 3.6V; for V
OUT
greater than or equal to 2.7V, V
IN
= V
OUT
+ 1V.
Note 14:
This electrical specification is guaranteed by design.
Note 15:
An increase in the load current results in a slight decrease in the output voltage and vice versa.
Note 16:
Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply
for input voltages below 2.7V for LDOs 1–3 and 1.8V for LDOs 4 and 5.
L
www.national.com
17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP3981ILD-3.3 | Micropower, 300mA Ultra Low-Dropout CMOS Voltage |
| LP3991TLX-1.8 | 300mA Linear Voltage Regulator for Digital Applications |
| LP3991TLX-2.0 | 300mA Linear Voltage Regulator for Digital Applications |
| LP3991TLX-2.5 | 300mA Linear Voltage Regulator for Digital Applications |
| LP3991TLX-2.8 | 300mA Linear Voltage Regulator for Digital Applications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP3972_08 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Power Management Unit for Advanced Application Processors |
| LP3972SQ-0514/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3972SQ-5810/NOPB | 功能描述:監(jiān)控電路 Pwr Mgmt Unit RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| LP3972SQ-A413 | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3972SQ-A413/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。