- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385493 > LP3972 (National Semiconductor Corporation) Power Management Unit for Advanced Application Processors PDF資料下載
參數(shù)資料
| 型號： | LP3972 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Power Management Unit for Advanced Application Processors |
| 中文描述： | 電源管理單元的高級應(yīng)用處理器 |
| 文件頁數(shù)： | 48/59頁 |
| 文件大?。?/td> | 1072K |
| 代理商： | LP3972 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
LP3972 Controls
DIGITAL INTERFACE CONTROL SIGNALS
Signal
Definition
Active State
High
High
Clock
Signal Direction
Input
Input
Input
Bidirectional
Input
Output
Output
Input
Input
Input
Output
Bidirectional /Input
Bidirectional
SYS_EN
PWR_EN
SCL
SDA
nRSTI
nRSTO
nBATT_FLT
PWR_ON
nTEST_JIG
SPARE
EXT_WAKEUP
GPIO1 / nCHG_EN
GPIO2
High Voltage Power Enable
Low Voltage Power Enable
Serial Bus Clock Line
Serial Bus Data Line
Forces an unconditional hardware reset
Forces an unconditional hardware reset
Main Battery removed or discharged indicator
Wakeup Input to CPU
Wakeup Input to CPU
Wakeup Input to CPU
Wake-Up Output for application processor
General Purpose I/O /External Back-up Battery Charger enable
General Purpose I/O
Low
Low
Low
High
Low
High
High
—
—
POWER DOMAIN ENABLES
PMU Output
LDO_RTC
LDO 1 (V
CC
_MVT)
LDO2
LDO3
LDO4
LDO5 (V
CC
_SRAM)
Buck1 (V
CC
_APPS)
BUCK2
BUCK3
HW Enable
—
SYS_EN
SYS_EN
SYS_EN
SYS_EN
PWR_EN
PWR_EN
SYS_EN
SYS_EN
SW Enable
—
LDO1_EN
LDO2_EN
LDO3_EN
LDO4_EN
S_EN
A_EN
B2_EN
B3_EN
POWER DOMAINS SEQUENCING (DELAY)
By default SYS_EN must be on to have PWR_EN enable but
this feature can be switched off by register bit BP_SYS.
By default SYS_EN enables LDO1 always first and after a
typical of 1 ms delay others.Also when SYS_EN is set off the
LDO1 will go off last. This function can be switched off or
delay can be changed by DELAY bits via serial interface as
seen on table below.
8h’80 Bit 5:4
DELAY bits
Delay, ms
‘00’
0
‘01’
0.5
‘10’
1.0
‘11’
1.5
LDO_RTC TRACKING (nIO_TRACK)
LP3972 has a tracking function (nIO_TRACK). When en-
abled, LDO_RTC voltage will track LDO3 voltage within 200
mV down to 2.8V when LDO3 is enabled. This function can
be switched on/off by nIO_TRACK register bit BPTR.
POWER SUPPLY ENABLE
SYS_EN and PWR_EN can be changed by programmable
register bits.
L
www.national.com
48
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP3981ILD-3.3 | Micropower, 300mA Ultra Low-Dropout CMOS Voltage |
| LP3991TLX-1.8 | 300mA Linear Voltage Regulator for Digital Applications |
| LP3991TLX-2.0 | 300mA Linear Voltage Regulator for Digital Applications |
| LP3991TLX-2.5 | 300mA Linear Voltage Regulator for Digital Applications |
| LP3991TLX-2.8 | 300mA Linear Voltage Regulator for Digital Applications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP3972_08 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Power Management Unit for Advanced Application Processors |
| LP3972SQ-0514/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3972SQ-5810/NOPB | 功能描述:監(jiān)控電路 Pwr Mgmt Unit RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| LP3972SQ-A413 | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3972SQ-A413/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。