參數(shù)資料
型號： KSZ8842-16MVL-EVAL
廠商： Micrel Inc
文件頁數(shù)： 74/141頁
文件大?。?/td> 0K
描述： BOARD EVALUATION KSZ8842-16MVL
標準包裝： 1
主要目的： 接口，以太網(wǎng)控制器（PHY 和 MAC）
嵌入式： 否
已用 IC / 零件： KSZ8842-16MVL
主要屬性： 2 個端口，100BASE-TX/10BASE-T
次要屬性： 8/16 位接口，LinkMD 線纜診斷
已供物品： 板
相關(guān)產(chǎn)品： 576-3270-ND - IC SWITCH ETH 2P 32BIT 128LQFP
576-3076-ND - IC MAC CTLR 2PORT ETH 100-LFBGA
KSZ8842-32MVL-ND - IC ETHERNET SW 2PORT BUS 128LQFP
576-2120-ND - IC ETHERNET SW 2PORT BUS 128LQFP
576-2119-ND - IC ETHERNET SW 2PORT BUS 128LQFP
其它名稱： 576-1635
Micrel, Inc.
KSZ8842-16/32 MQL/MVL/MVLI/MBL
October 2007
38
M9999-102207-1.9
Signal
Type
(1)
Function
CYCLEN
I
For VLBus-like access: used to sample SWR when asserted.
For burst access: used to connect to IOWC# bus signal to indicate burst write.
SWR
I
Write/Read
For VLBus-like access: used to indicate write (High) or read (Low) transfer.
For burst access: used to connect to IORC# bus signal to indicate burst read.
SRDYN
O
Synchronous Ready
For VLBus-like access: exactly the same signal definition of nSRDY in VLBus.
For burst access: insert wait state by the KSZ8842M whenever necessary
during the Data Register access.
RDYRTNN
I
Ready Return
For VLBus-like access: exactly like RDYRTNN signal in VLBus to end the
cycle.
For burst access: exactly like EXRDY signal in EISA to insert wait states. Note
that the wait states are inserted by system logic (memory) not by KSZ8842M.
BCLK
I
Bus Clock
Asynchronous Transfer Signals
RDN
I
Asynchronous Read
WRN
I
Asynchronous Write
ARDY
O
Asynchronous Ready
This signal is asserted (low) to insert wait states.
Note 1: I = Input. O = Output. I/O = Bi-directional.
Table 2. Bus Interface Unit Signal Grouping
Regardless of whether the transfer is synchronous or asynchronous, if the address latch is required, use the rising edge of
ADSN to latch the incoming signals A [15:1], AEN, BE3N, BE2N, BE1N, and BE0N.
Note: Whether the transfer is synchronous or asynchronous, if the local device decoder is used, LDEVN will be asserted
to indicate that the KSZ8842M is successfully targeted. Basically, signal LDEVN is a combinatorial decode of AEN and
A[15:4].
Asynchronous Interface
For asynchronous transfers, the asynchronous dedicated signals RDN (for read) or WRN (for write) toggle, but the
synchronous dedicated signals BCLK, CYCLEN, SWR, and RDYRTNN are de-asserted and stay at the same logic level
throughout the entire asynchronous transfer.
There is no data burst support for asynchronous transfer. All asynchronous transfers are single-data transfers. The BIU,
however, provides flexible asynchronous interfacing to communicate with various applications and architectures. Three
major ways of interfacing with the system (host) are.
Interfacing with the system/host relying on local device decoding and having stable address throughout the whole transfer:
1.
The typical example for this application is ISA-like bus interface using latched address signals as shown in the
Figure 17. No additional address latch is required, therefore ADSN should be connected Low. The BIU decodes
A[15:4] and qualifies with AEN (Address Enable) to determine if the KSZ8842M switch is the intended target. The
host utilizes the rising edge of RDN to latch read data and the BIU will use rising edge of WRN to latch write data.
2.
Interfacing with the system/host relying on local device decoding but not having stable address throughout the
entire transfer: the typical example for this application is EISA-like bus (non-burst) interface as shown in the
Figure 18. This type of interface requires ADSN to latch the address on the rising edge. The BIU decodes latched
A[15:4] and qualifies with AEN to determine if the KSZ8842M switch is the intended target. The data transfer is
the same as the first case.
3.
Interfacing with the system/host relying on central decoding (KSZ8842-32 mode only).
The typical example for this application is for an embedded processor having a central decoder on the system
board or within the processor. Connecting the chip select (CS) from system/host to DATACSN bypasses the local
device decoder. When the DATACSN is asserted, it only allows access to the Data Register in 32 bits and BE3N,
相關(guān)PDF資料
PDF描述
VE-JTN-EZ-F4 CONVERTER MOD DC/DC 18.5V 25W
VE-JTN-EZ-F3 CONVERTER MOD DC/DC 18.5V 25W
VE-JTN-EZ-F2 CONVERTER MOD DC/DC 18.5V 25W
VE-JTN-EY-S CONVERTER MOD DC/DC 18.5V 50W
VE-JT3-EY-S CONVERTER MOD DC/DC 24V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8842-16MVLI 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8842-16MVLI TR 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8842-32 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface
KSZ8842-32MQL 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + Generic (32-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8842-32MQLA6 功能描述:IC SWITCH 10/100 32BIT 128PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*