參數(shù)資料
型號: K7B403625M
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 128Kx36-Bit Synchronous Burst SRAM
中文描述: 128K × 36至位同步突發(fā)靜態(tài)存儲器
文件頁數(shù): 15/16頁
文件大?。?/td> 439K
代理商: K7B403625M
K7B403625M
128Kx36 Synchronous SRAM
- 15 -
Rev 2.0
December 1998
APPLICATION INFORMATION
DEPTH EXPANSION
The Samsung 128Kx36 Synchronous Burst SRAM has two additional chip selects for simple depth expansion.
This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic.
Data
Address
CLK
ADS
Microprocessor
CS
2
CS
2
CLK
ADSC
WEx
OE
CS
1
Address
Data
ADV
ADSP
128Kx36
SB
SRAM
(Bank 0)
CS
2
CS
2
CLK
ADSC
WEx
OE
CS
1
Address
Data
ADV
ADSP
128Kx36
SB
SRAM
(Bank 1)
CLK
Address
Cache
Controller
A
[0:17]
A
[17]
A
[0:16]
A
[
17
]
A
[
0:16]
I/O
[0:71]
64-bits
INTERLEAVE READ TIMING
(Refer to non-interleave write timing for interleave write timing)
(ADSP CONTROLLED , ADSC=HiGH)
CLOCK
ADSP
ADDRESS
[0:n]
Data Out
(Bank 0)
Bank 0 is selected by CS
2
, and Bank 1 deselected by CS
2
Q1-1
Q1-2
Q1-4
Q1-3
OE
Data Out
(Bank 1)
t
SS
t
SH
A1
A2
WRITE
CS
1
A
n+1
ADV
Q2-1
Q2-2
Q2-4
Q2-3
t
AS
t
AH
t
CSS
t
CSH
t
WS
t
WH
t
ADVS
t
ADVH
t
OE
t
LZOE
t
HZC
Bank 0 is deselected by CS
2
, and Bank 1 selected by CS
2
Don
t Care
Undefined
t
CD
t
LZC
*Notes :
n = 14 32K depth,
15 64K depth, 16 128K depth, 17 256K depth
相關(guān)PDF資料
PDF描述
K7B801825M 256Kx36 & 512Kx18 Synchronous SRAM
K7B803625M 256Kx36 & 512Kx18 Synchronous SRAM
K7D321874A 32Mb A-die DDR SRAM Specification
K7D321874A-HC33 32Mb A-die DDR SRAM Specification
K7D321874A-HC37 32Mb A-die DDR SRAM Specification
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K7B403625M-QC75 制造商:Samsung Semiconductor 功能描述:
K7B403625M-QC90 制造商:Samsung Semiconductor 功能描述:
K7B801825B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM
K7B801825B-PC75000 制造商: 功能描述: 制造商:undefined 功能描述:
K7B801825B-QC65 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18-Bit Synchronous Pipelined Burst SRAM