參數(shù)資料
型號(hào): IDT72T6360L6BB
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 35/51頁(yè)
文件大?。?/td> 0K
描述: IC FLOW-CTRL 36BIT 6NS 324-BGA
標(biāo)準(zhǔn)包裝: 1
類(lèi)型: 連續(xù)流量控制
安裝類(lèi)型: 表面貼裝
封裝/外殼: 324-BGA
供應(yīng)商設(shè)備封裝: 324-PBGA(19x19)
包裝: 托盤(pán)
其它名稱(chēng): 72T6360L6BB
40
IDT72T6360 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE
x9, x18, x36 BIT WIDE CONFIGURATION
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
FEBRUARY 10, 2009
6ns
7-5ns
Symbol
Parameter
Min.
Max.
Min.
Max.
Unit
tDS
DataSetupTime
2
2.5
ns
tDH
Data Hold Time
0.5
0.5
ns
tENH
Enable Hold Time
0.5
0.5
ns
tA
Data Access Time
1
4
1
5
ns
tPAFs
WCLK to Synchronous
PAF
—4
—5
ns
tPAEs
RCLK to Synchronous
PAE
—4
—5
ns
tSKEW2
Skew time between RCLK and WCLK for
PAE/PAF
5—
7—
ns
Figure 21. Synchronous
PAE
PAE Flag - IDT Standard Mode and FWFT Mode
Figure 22. Synchronous
PAF
PAF Flag - IDT Standard Mode and FWFT Mode
WCLK
WEN
D[35:0]
RCLK
REN
Q[35:0]
PAE
tDS
tDH
tENH
12
tSKEW2
tPAEs
12
tPAEs
n + 1 words or less in Memory
(2)
n words or less in Memory
(2)
n + 2 words or more in Memory
(2)
n + 1 words or more in Memory
(2)
tA
tENS
tENH
Word 0
Previous Word in Register
Word n + 1
6357 drw35
12
1
2
tA
tENS
tENH
tDS
tDH
WCLK
WEN
D[35:0]
RCLK
REN
Q[35:0]
PAF
Word D - m
Word D - (m + 1)
tPAFs
D - (m + 1) words or less in Memory
tPAFs
tSKEW2
tDH
Previous Word in Register
Word 0
D - m words or more in Memory
6357 drw36
NOTES:
1. tSKEW2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that
PAE will go HIGH after one RCLK
cycle (plus tPAEs). If tSKEW2 is not met, then
PAE de-assertion may be delayed one extra RCLK cycle.
2. n =
PAE offset, see Table10 for information on setting PAE offset values.
3. Settings:
OE = LOW, RCS = LOW, BM[3:0] = 1000, ASYR = HIGH, and ASYW = HIGH.
NOTES:
1. tSKEW2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that
PAF will go HIGH after one RCLK
cycle (plus tPAFs). If tSKEW2 is not met, then
PAF de-assertion may be delayed one extra RCLK cycle.
2. m =
PAF offset, D = density of SFC, see Table10 for information on setting PAF offset values.
3. Settings:
OE = LOW, RCS = LOW, BM[3:0] = 1000, ASYR = HIGH, and ASYW = HIGH.
相關(guān)PDF資料
PDF描述
IDT77V500S25BCG8 IC SW MEMORY 8X8 1.2BGPS 144-BGA
IDT77V500S25BC8 IC SW MEMORY 8X8 1.2BGPS 144-BGA
LT1764AEFE-2.5#TRPBF IC REG LDO 2.5V 3A 16TSSOP
LFXP10E-5F388C IC FPGA 9.7KLUTS 244I/O 388-BGA
LFXP10E-4F388I IC FPGA 9.7KLUTS 244I/O 388-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72T6360L6BBG 功能描述:IC FLOW-CTRL 36BIT 6NS 324-BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72T6360L7-5BB 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72T6360L7-5BBI 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72T6480L10BB 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72T6480L10BBI 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝