- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384345 > GS1531-CBE2 (Gennum Corporation) GS1531 HD-LINX-TM II Multi-Rate Serializer PDF資料下載
參數(shù)資料
| 型號： | GS1531-CBE2 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1531 HD-LINX-TM II Multi-Rate Serializer |
| 中文描述： | GS1531的HD - LINX進程，商標第二多速率串行器 |
| 文件頁數(shù)： | 7/49頁 |
| 文件大?。?/td> | 500K |
| 代理商： | GS1531-CBE2 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
GS1531 Data Sheet
30573 - 4
July 2005
7 of 49
A10, A9,
B10, B9,
C10, C9,
D10, D9,
E10, E9
DIN[19:10]
Synchronous
with PCLK
Input
PARALLEL DATA BUS
Signal levels are LVCMOS/LVTTL compatible.
DIN19 is the MSB and DIN10 is the LSB.
HD 20-bit mode
SD/HD = LOW
20bit/10bit = HIGH
Luma data input in SMPTE mode
SMPTE_BYPASS = HIGH
DVB_ASI = LOW
Data input in Data-Through mode
SMPTE_BYPASS = LOW
DVB_ASI = LOW
HD 10-bit mode
SD/HD = LOW
20bit/10bit = LOW
Multiplexed Luma and Chroma data input
in SMPTE mode
SMPTE_BYPASS = HIGH
DVB_ASI = LOW
Data input in Data-Through mode
SMPTE_BYPASS = LOW
DVB_ASI = LOW
SD 20-bit mode
SD/HD = HIGH
20bit/10bit = HIGH
Luma data input in SMPTE mode
SMPTE_BYPASS = HIGH
DVB_ASI = LOW
Data input in Data-Through mode
SMPTE_BYPASS = LOW
DVB_ASI = LOW
DVB-ASI data input in DVB-ASI mode
SMPTE_BYPASS = LOW
DVB_ASI = HIGH
SD 10-bit mode
SD/HD = HIGH
20bit/10bit = LOW
Multiplexed Luma and Chroma data input
in SMPTE mode
SMPTE_BYPASS
= HIGH
DVB_ASI = LOW
Data input in data through mode
SMPTE_BYPASS
= LOW
DVB_ASI = LOW
DVB-ASI data input in DVB-ASI mode
SMPTE_BYPASS
= LOW
DVB_ASI = HIGH
B1
CP_CAP
Analog
Input
PLL lock time constant capacitor connection.
B2
CP_VDD
–
Power
Power supply connection for the charge pump. Connect to +3.3V DC
analog.
B3
CP_GND
–
Power
Ground connection for the charge pump. Connect to analog GND.
B4
LB_CONT
Analog
Input
Control voltage to set the loop bandwidth of the integrated reclocker.
B7
DETECT_TRS
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to select the timing mode of the device.
When set HIGH, the device will lock the internal flywheel to the embedded
TRS timing signals in the parallel input data.
When set LOW, the device will lock the internal flywheel to the externally
supplied H, V, and F input signals.
Table 1-1: Pin Descriptions (Continued)
Pin
Number
Name
Timing
Type
Description
相關PDF資料 |
PDF描述 |
|---|---|
| GS1532 | HD-LINX II Voltage Controlled Oscillator |
| GS1560 | HD-LINX II Voltage Controlled Oscillator |
| GS9060 | HD-LINX II Voltage Controlled Oscillator |
| GS9062 | HD-LINX II Voltage Controlled Oscillator |
| GS1560ACF | GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS1531CBE3 | 制造商:Gennum Corporation 功能描述:SERIALISER HD/SD/ASI W/DRIVER 100BGA |
| GS1532 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate Serializer with ClockCleaner |
| GS1532_07 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate Serializer with ClockCleaner |
| GS1532-CF | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。