參數(shù)資料
型號(hào)： GS1531-CBE2
廠商： Gennum Corporation
英文描述： GS1531 HD-LINX-TM II Multi-Rate Serializer
中文描述： GS1531的HD - LINX進(jìn)程，商標(biāo)第二多速率串行器
文件頁(yè)數(shù)： 31/49頁(yè)
文件大?。?/td> 500K
代理商： GS1531-CBE2
GS1531 Data Sheet
30573 - 4
July 2005
31 of 49
These features are only available when the device is set to operated in SMPTE
mode and the IOPROC_EN/DIS pin is set HIGH. Individual insertion features may
be enabled or disabled via the IOPROC_DISABLE register (
Table 4-5
).
All of the IOPROC_DISABLE register bits default to '0' after device reset, enabling
all of the processing features. To disable any individual error correction feature, the
host interface must set the corresponding bit HIGH in this register.
Table 4-5: Host Interface Description for Internal Processing Disable Register
Register Name
Bit
Name
Description
R/W
Default
IOPROC_DISABLE
Address: 000h
15-9
–
Not Used.
–
–
8
H_CONFIG
Horizontal sync timing input configuration. Set LOW
when the H input timing is based on active line
blanking (default). Set HIGH when the H input
timing is based on the H bit of the TRS words. See
Figure 4-2
.
R/W
0
7
–
Not Used.
–
–
6
352M_INS
SMPTE352M packet insertion. In HD mode, 352M
packets are inserted in the Y channel only when the
four VIDEO_FORMAT_IN registers are
programmed with non-zero values. The
IOPROC_EN/DIS pin and SMPTE_BYPASS pin
must also be set HIGH. Set HIGH to disable.
R/W
0
5
ILLEGAL_REMAP
Illegal Code Remapping. Detection and correction
of illegal code words within the active picture area
(AP). The IOPROC_EN/DIS pin and
SMPTE_BYPASS pin must also be set HIGH. Set
HIGH to disable.
R/W
0
4
EDH_CRC_INS
Error Detection & Handling (EDH) Cyclical
Redundancy Check (CRC) error correction. In SD
mode the GS1531 will generate and insert EDH
packets. The IOPROC_EN/DIS pin and
SMPTE_BYPASS pin must also be set HIGH. Set
HIGH to disable.
R/W
0
3
ANC_CSUM_INS
Ancillary Data Checksum insertion. The
IOPROC_EN/DIS pin and SMPTE_BYPASS pin
must also be set HIGH. Set HIGH to disable.
R/W
0
2
CRC_INS
Y and C line-based CRC insertion. In HD mode,
line-based CRC words are inserted in both the Y
and C channels. The IOPROC_EN/DIS pin and
SMPTE_BYPASS pin must be also set HIGH. Set
HIGH to disable
R/W
0
1
LNUM_INS
Y and C line number insertion - HD mode only. The
IOPROC_EN/DIS pin and SMPTE_BYPASS pin
must be set HIGH. Set HIGH to disable.
R/W
0
0
TRS_INS
Timing Reference Signal Insertion. Occurs only
when IOPROC_EN/DIS is HIGH and
SMPTE_BYPASS is HIGH. Set HIGH to disable.
R/W
0
相關(guān)PDF資料
PDF描述
GS1532 HD-LINX II Voltage Controlled Oscillator
GS1560 HD-LINX II Voltage Controlled Oscillator
GS9060 HD-LINX II Voltage Controlled Oscillator
GS9062 HD-LINX II Voltage Controlled Oscillator
GS1560ACF GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS1531CBE3 制造商:Gennum Corporation 功能描述:SERIALISER HD/SD/ASI W/DRIVER 100BGA
GS1532 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate Serializer with ClockCleaner
GS1532_07 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate Serializer with ClockCleaner
GS1532-CF 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*