
GS1531 Data Sheet
30573 - 4
July 2005
45 of 49
5. Application Reference Design
5.1 Typical Application Circuit
GS1531
V
V
A
A
V
V
L
A
A
A
C
L
VCO_VCC
1u
10n
GND_VCO
VCO_VCC
GO1525
5
4
8
2
7
1
3
6
V
G N D
G N D
G
V
O
N
G
10n
10n
GND_VCO
GND_VCO
GND_VCO
GND_VCO
GND_VCO
100n
0
GND_VCO
GND_VCO
B
B
+3.3V
C P _ V D D
C P _ G N D
0
1u
1u
10n
10n
0
GND_A
+1.8V_A
10n
GND_A
DIN18
DIN17
DIN19
DATA[19..0]
DATA18
DATA17
DATA19
A 9
B10
A 1 0
DATA0
DIN1
K 1 0
K 9
DATA12
DATA10
DATA9
DATA13
DATA14
DATA16
DATA15
DIN13
DIN14
DIN15
DIN16
DIN9
DIN10
F10
F9
DATA7
DATA6
DATA3
DATA5
DIN2
DIN4
DIN5
DIN6
DIN7
J10
J9
H10
H9
G10
G9
E9
E10
D9
D10
C9
C10
B9
A
B
B
C
C
D
D
D
E
E
F
F
F
G
G
G
H
J
J
J
E2
E1
RSV
F1
D1
H2
J1
G1
H1
RSET
+1.8V_A
281 +/-1%
10n
K1
B 7
K 6
C 7
G 6
C 6
D5
H 5
D4
E4
F4
G4
J 5
G5
H 4
H 6
J 6
RESET_TRST
20bit/10bit
SDO_EN/DIS
DETECT_TRS
SMPTE_BYPASS
SD/HD
DVB_ASI
SCLK_TCK
SDIN_TDI
SDOUT_TDO
CS_TMS
JTAG/HOST
RESET_TRST
20bit/10bit
IOPROC_EN/DIS
SDO_EN/DIS
DETECT_TRS
JTAG/HOST
SD/HD
DVB_ASI
SCLK_TCK
SDIN_TDI
SDOUT_TDO
CS_TMS
C 8
D 8
H 7
A 7
D 6
G 8
H 8
K 7
J 7
LOCKED
F
V
H
PCLK
BLANK
PCLK
BLANK
LOCK
F
V
H
C
C
E
E
C
C
F
F
I
I
J
K
I
I
F
E
I
I
A
B
S
S
+1.8V_A
50
50
10n
GND_A
K
K
C
C
K
K
C
C
B
B
P
P
C
C
C
C
C
C
C
I
I
I
I
I
I
C
C
P
P
+3.3V
IO_GND
IO_VDD
1u
10n
GND_D
+3.3V
IO_GND
IO_VDD
1u
10n
GND_D
+3.3V
IO_GND
IO_VDD
1u
10n
GND_D
+1.8V
C O R E _ G N D
C O R E _ V D D
10n
GND_D
+1.8V
C O R E _ G N D
C O R E _ V D D
10n
GND_D
P D _ G N D
P D _ V D D
+1.8V
10n
GND_A
GND_A
75
PCLK
LOCK
F
V
H
PCLK
LOCK
BLANK
F
V
H
BLANK
RESET_TRST
SCLK_TCK
SDOUT_TDO
SDIN_TDI
20bit/10bit
IOPROC_EN/DIS
SDO_EN/DIS
DETECT_TRS
JTAG/HOST
DVB_ASI
NOTE: SMPTE_BYPASS, SD/HD, DVB_ASI, and RC_BYP
are INPUTS in slave mode (MASTER/SLAVE = LOW), and
are OUTPUTS in master mode (MASTER/SLAVE = HIGH).
SMPTE_BYPASS
SD/HD
RESET_TRST
SCLK_TCK
SDOUT_TDO
SDIN_TDI
20bit/10bit
IOPROC_EN/DIS
SDO_EN/DIS
JTAG/HOST
DVB_ASI
SMPTE_BYPASS
SD/HD
CS_TMS
CS_TMS
DETECT_TRS
R
2
VCO_VCC
Do not populate R
2
22n
50
To the GS1528A
Cable Driver
NOTE: See Gennum's Reference Design:
"Interfacing the GS1532 to the GS1528 Multi-rate Cable Driver"