- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384329 > GL9711-TGGXX (Genesys Logic, Inc.) PCI ExpressTM PIPE x1 PHY PDF資料下載
參數(shù)資料
| 型號： | GL9711-TGGXX |
| 廠商： | Genesys Logic, Inc. |
| 英文描述： | PCI ExpressTM PIPE x1 PHY |
| 中文描述： | 的PCI ExpressTM管x1物理層 |
| 文件頁數(shù)： | 34/42頁 |
| 文件大小： | 423K |
| 代理商： | GL9711-TGGXX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
GL9711 PCI Express
TM
PIPE x1 PHY
2000-2006 Genesys Logic Inc. - All rights reserved.
Page 34
CHAPTER 7 ELECTRICAL CHARACTERISTICS
7.1 DC Voltage Specifications
Table 7.1 - DC Voltage Specifications
Symbol
Parameter
Min
Typ
Max
Unit
VDD25
PHY Interface Voltage
2.375
2.5
2.625
V
VDD18
Core Voltage
1.71
1.8
1.89
V
VDD12
Reference Voltage for PHY Inerface
1.1875
1.25
1.3125
V
VDDTX Voltage for Transmitters
1.71
1.8
1.89
V
VDDRX Voltage for Receivers
1.71
1.8
1.89
V
VDDPLL Voltage for PLL
1.71
1.8
1.89
V
7.2 Transmit and Receive Latency Time
Table 7.2 - Transmit and Receive Latency Time
Symbol
Parameter
Min
Typ
Max
Unit
T
TX-LAT
Transmit Latency, time for data moving from
MAC interface (PCLK rising edge) to TX serial
lines (the first bit of 10-bit symbol)
Receive Latency, time for data moving from RX
serial lines (the first bit of 10-bit symbol) to
MAC interface (PCLK rising edge)
25
-
30
ns
T
RX-LAT
48
-
54
ns
7.3 Transition Time of Power State
Table 7.3
–
Transition Time of Power State
Symbol
Parameter
Min
Typ
Max
Unit
T
P0S-P0
Time for PHY to return to P0, after having been
in P0s. Time is measured when PD[1:0] are set to
P0 until the PHY asserts PHYSTS
Time for PHY to return to P0, after having been
in P1. Time is measured when PD[1:0] are set to
P0 until the PHY asserts PHYSTS
Time for PHY to return to P1, after having been
in P2. Time is measured when PD[1:0] are set to
P1 until the PHY asserts PHYSTS
Time for PHY to return to P0s, after having been
in P0. Time is measured when PD[1:0] are set to
P0s until the PHY asserts PHYSTS
Time for PHY to return to P1, after having been
in P0. Time is measured when PD[1:0] are set to
P1 until the PHY asserts PHYSTS
Time for PHY to return to P2, after having been
in P0. Time is measured when PD[1:0] are set to
P2 until the PHY asserts PHYSTS
52
-
74
ns
T
P1-P0
52
-
74
ns
T
P2-P1
16
-
17
μ
s
T
P0-P0S
52
-
74
ns
T
P0-P1
52
-
74
ns
T
P0-P2
16
-
17
μ
s
相關PDF資料 |
PDF描述 |
|---|---|
| GL9714 | PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | PCI ExpressTM PIPE x4 PHY |
| GL9ED2 | 2.0X5.0mm, Rectangle Type, Milky Diffusion, Dichromatic LED Lamps for Indicator |
| GL9ED2 | HIGH-LUMINOSITY LED LAMP |
| GL9T030 | Super-luminosity/High-luminosity Numeric LED |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GL9714 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
| GL99 | 制造商:Gem Sound 功能描述:Rack Mount Outlet Strip, With Light |
| GL9915 | 制造商:GTM 制造商全稱:GTM 功能描述:N-CHANNEL ENHANCEMENT MODE POWER MOSFET |
| GL9960 | 制造商:GTM 制造商全稱:GTM 功能描述:N-CHANNEL ENHANCEMENT MODE POWER MOSFET |
發(fā)布緊急采購，3分鐘左右您將得到回復。