- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382970 > FT2232C (Electronic Theatre Controls, Inc.) FT2232C Dual USB UART / FIFO I.C. PDF資料下載
參數(shù)資料
| 型號(hào)： | FT2232C |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | FT2232C Dual USB UART / FIFO I.C. |
| 中文描述： | FT2232C雙USB的UART / FIFO的集成電路 |
| 文件頁(yè)數(shù)： | 3/51頁(yè) |
| 文件大?。?/td> | 907K |
| 代理商： | FT2232C |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)
DS2232C Version 1.4
Future Technology Devices International Ltd. 2005 Page 3 of 54
FT2232C Dual USB UART / FIFO I.C.
Two Individually Configurable IO Channels
Each of the FT2232C’s Channels (A and B) can be
individually configured as a FT232BM-style UART
interface, or as a FT245BM-style FIFO interface. In
addition these channel can be configured in a number
of special IO modes.
Integrated Power-On-Reset (POR) circuit
The device incorporates an internal POR function.
A RESET# pin is available to allow external logic to
reset the device where required, however for most
applications this pin can simply be hardwired to Vcc.
A RSTOUT# pin is provided in order to allow the new
POR circuit to provide a stable reset to external MCU
and other devices.
Integrated RCCLK circuit
Used to ensure that the oscillator and clock multiplier
PLL frequency are stable prior to USB enumeration.
Integrated level converter on UART / FIFO
interface and control signals
Each channel of the FT2232C has its own
independent VCCIO pin that can be supplied by
between 3V to 5V. This allows each channel’s output
voltage drive level to be individually configured. Thus
allowing, for example 3.3V logic to be interfaced
to the device without the need for external level
converter I.C.’s.
Improved power management control for high-
power USB Bus Powered devices
The PWREN# pin will become active when the
device is enumerated by USB, and be deactivated
when the device is in USB suspend. This can be
used to directly drive a transistor or P-Channel
MOSFET in applications where power switching
of external circuitry is required. The BM pull down
enable feature (configured in the external EEPROM)
is also retained. This will make the device gently
pull down on the FIFO / UART IO lines when the
power is shut off (PWREN# is high). In this mode any
residual voltage on external circuitry is bled to GND
when power is removed, thus ensuring that external
circuitry controlled by PWREN# resets reliably when
power is restored.
Support for Isochronous USB Transfers
Whilst USB Bulk transfer is usually the best choice
for data transfer, the scheduling time of the data is
not guaranteed. For applications where scheduling
latency takes priority over data integrity such as
transferring audio and low bandwidth video data,
the FT2232C offers the option of USB Isochronous
transfer via configuration of bit in the EEPROM.
Send Immediate / Wake Up Signal Pin on each
channel
There is a Send Immediate / Wake Up (SI/WU) signal
pins on each of the chips channels. These combine
two functions on one pin. If USB is in suspend mode
(and remote wakeup is enabled in the EEPROM),
strobing this pin low will cause the device to request
a resume from suspend (WakeUp) on the USB Bus.
Normally, this can be used to wake up the Host PC.
During normal operation, if this pin is strobed low
any data in the device RX buffer will be sent out over
USB on the next Bulk-IN request from the drivers
regardless of the packet size. This can be used to
optimise USB transfer speed for some applications.
Low suspend current
The suspend current of the FT2232C is typically
under 100 μA (excluding the 1.5K pull up resistor on
USBDP) in USB suspend mode. This allows greater
margin for peripherals to meet the USB Suspend
current limit of 500uA.
The FT2232C incorporates all of the enhancements introduced for the second generation FT232BM and FT245BM
chips. These are summarised as follows :-
2.0 Features and Enhancements
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FT245BL | FT245BL USB FIFO ( USB - Parallel ) I.C. |
| FT245BM | FT245BM USB FIFO ( USB - Parallel ) I.C. |
| FT245BQ | FT245BQ USB FIFO ( USB - Parallel ) I.C. |
| FT6116 | 2K X 8 CMOS SRAM |
| FT8U100AX | FT8U100AX USB Compound Hub Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FT2232C_04 | 制造商:FTDI 制造商全稱:FTDI 功能描述:Dual USB UART / FIFO I.C. |
| FT2232D | 制造商:Future Technology Devices International 功能描述:UART 2-CH 3.3V/5V 48-Pin LQFP 制造商:Future Technology Devices International 功能描述:UART 2-CH 3.3V/5V 48-Pin LQFP Bulk 制造商:Future Technology Devices International (FTDI Chip) 功能描述:USB Full Speed to Dual Channel Serial UART/FIFO/JTAG/SPI/I2C IC - LQFP-48 |
| FT2232D/TR | 制造商:Future Technology Devices International (FTDI Chip) 功能描述:USB-UART/FIFO SMD 2232 LQFP48 制造商:Future Technology Devices International (FTDI Chip) 功能描述:USB-UART/FIFO, SMD, 2232, LQFP48 制造商:Future Technology Devices International (FTDI Chip) 功能描述:USB-UART/FIFO, SMD, 2232, LQFP48; USB Type:FIFO; USB Version:2.0; Supply Voltage Min:3V; Supply Voltage Max:5.25V; Digital IC Case Style:LQFP; No. of Pins:48; Data Rate:12Mbps; No. of Ports:2; Operating Temperature Min:-40C ;RoHS Compliant: Yes |
| FT2232D-REEL | 功能描述:USB 接口集成電路 USB to Dual UART/ FIFO/SPI/JTAG/I2C RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| FT2232D-TRAY | 制造商:Future Technology Devices International (FTDI Chip) 功能描述:DUAL USB TO SERIAL UART/FIFO IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。