- 您現在的位置：買賣IC網 > PDF目錄376975 > DS3112 RECT BRIDGE GPP 15A 400V GBJ PDF資料下載
參數資料
| 型號： | DS3112 |
| 英文描述： | RECT BRIDGE GPP 15A 400V GBJ |
| 中文描述： | TEMPE T3/E3復用器、3.3V T3/E3成幀器及M13/E13/G.747復用器 |
| 文件頁數： | 66/135頁 |
| 文件大?。?/td> | 585K |
| 代理商： | DS3112 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
DS3112
66 of 135
6.3 T2/E2/G.747 Framer Status And Interrupt Register Description
Register Name:
T2E2SR1
Register Description:
T2/E2 Status Register 1
Register Address:
34h
Bit #
7
6
5
Name
IELOF
LOF7
LOF6
Default
0
-
-
Bit #
15
14
13
Name
IEAIS
AIS7
AIS6
Default
0
-
-
Note:
See Figure 6.3A for details on the signal flow for the status bits in the T2E2SR1 register.
Bits that are underlined are read-only; all other bits are read-write.
Bits 0 to 6/Loss Of Frame Occurrence (LOFn when n = 1 to 7).
This latched read-only alarm-status
bit will be set to a one each time the corresponding T2/E2/G.747 framer detects a Loss Of Frame (LOF).
This bit will be cleared when read unless a LOF condition still exists in that T2/E2/G.747 framer. A
change in state of the LOF in one or more of the T2/E2/G.747 framers can cause the T2E2SR1 status bit
(in the MSR register) to be set and a hardware interrupt to occur if the IELOF bit is set to a one and the
T2E2SR1 bit in the Interrupt Mask for MSR (IMSR) register is set to a one (Figure 6.3A). The interrupt
will be allowed to clear when this bit is read. The LOF alarm criteria is described in Tables 6.3A, 6.3B,
and 6.3C. In the E3 mode, LOF5 to LOF7 (bits 4 to 6) are meaningless and should be ignored.
Bit 7/Interrupt Enable for Loss of Frame Occurrence (IELOF).
This bit should be set to one if the
host wishes to have T2/E2/G.747 LOF occurrences cause a hardware interrupt or the setting of the
T2E2SR1 status bit in the MSR register (Figure 6.3A). The T2E2SR1 bit in the Interrupt Mask for the
Master Status Register (IMSR) must also be set to one for an interrupt to occur.
0 = interrupt masked
1 = interrupt unmasked
Bits 8 to 14/Alarm Indication Signal Detected (AISn when n = 1 to 7).
This latched read-only alarm-
status bit will be set to a one each time the corresponding T2/E2/G.747 framer detects an incoming AIS
alarm. This bit will be cleared when read unless the AIS alarm still exists in that T2/E2/G.747 framer. A
change in state of the AIS detector in one or more of the T2/E2/G.747 framers can cause the T2E2SR1
status bit (in the MSR register) to be set and a hardware interrupt to occur if the IEAIS bit is set to a one
and the T2E2SR1 bit in the Interrupt Mask for MSR (IMSR) register is set to a one (Figure 6.3A). The
interrupt will be allowed to clear when this bit is read. The AIS alarm criteria is described in Tables 6.3A,
6.3B, and 6.3C. In the E3 mode, AIS5 to AIS7 (bits 4 to 6) are meaningless and should be ignored.
Bit 15/Interrupt Enable for Alarm Indication Signal (IEAIS).
This bit should be set to one if the host
wishes to have T2/E2/G.747 AIS detection occurrences cause a hardware interrupt or the setting of the
T2E2SR1 status bit in the MSR register (Figure 6.3A). The T2E2SR1 bit in the Interrupt Mask for the
Master Status Register (IMSR) must also be set to one for an interrupt to occur.
0 = interrupt masked
1 = interrupt unmasked
4
3
2
1
0
LOF5
-
LOF4
-
LOF3
-
LOF2
-
LOF1
-
12
AIS5
-
11
AIS4
-
10
AIS3
-
9
8
AIS2
-
AIS1
-
相關PDF資料 |
PDF描述 |
|---|---|
| DS3112N | RECT BRIDGE GPP 15A 600V GBJ |
| DS3112RD | RECT BRIDGE GPP 15A 800V GBJ |
| DS3134 | Chateau Channelized T1 And E1 And HDLC Controller |
| DS3160 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| DS3171 | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS3112+ | 功能描述:網絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112+W | 功能描述:網絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112D1 | 功能描述:網絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112D1+ | 功能描述:網絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112DK | 功能描述:網絡開發(fā)工具 DS3112 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數據速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。