- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376975 > DS3112 RECT BRIDGE GPP 15A 400V GBJ PDF資料下載
參數(shù)資料
| 型號： | DS3112 |
| 英文描述： | RECT BRIDGE GPP 15A 400V GBJ |
| 中文描述： | TEMPE T3/E3復用器、3.3V T3/E3成幀器及M13/E13/G.747復用器 |
| 文件頁數(shù)： | 34/135頁 |
| 文件大?。?/td> | 585K |
| 代理商： | DS3112 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
DS3112
34 of 135
Bit 7/T3/E3 Transmit Frame Sync I/O Control (FTSOFC).
When this bit is set low, the FTSOF signal
will be an output and will pulse for one FTCLK cycle at the beginning of each frame. When this bit is
high, the FTSOF signal is an input and the device uses it to determine the frame boundaries.
0 = FTSOF is an output
1 = FTSOF is an input
Bit 8/Low-Speed (T1/E1) Transmit Port Common Clock Enable (LTCCEN).
When this bit is set
high, the LTCLK1 to LTCLK28 and LTCLKA and LTCLKB inputs are ignored and a common clock
sourced via the LTCCLK input is used in their place.
0 = disable LTCCLK
1 = enable LTCCLK
Bit 9/Low-Speed (T1/E1) Receive Port Common Clock Enable (LRCCEN).
When this bit is set high,
the LRCLK1 to LRCLK28 and LRCLKA and LRCLKB outputs will all be sourced from the LRCCLK
input. This configuration can only be used in applications where it can be insured that all of the T1 or E1
channels from the far end are being sourced from a common clock.
0 = disable LRCCLK
1 = enable LRCCLK
Bit 10/High-Speed (T3/E3) Data Enable Mode Select (DENMS).
When this bit is set low, the FRDEN
and FTDEN outputs will be asserted during payload data and deasserted during overhead data. When this
bit is high, FRDEN and FTDEN are gapped clocks that pulse during payload data and are suppressed
during overhead data.
0 = FRDEN and FTDEN are data enables
1 = FRDEN and FTDEN are gapped clocks
Bit 11/Low-Speed (T1/E1) Port Loop Timed Mode (LLTM).
When this bit is set low, the low speed
T1 and E1 receive clocks (LRCLK) are not routed to the transmit side. When this bit is high, the LRCLKs
are routed to the transmit side to be used as the transmit T1 and E1 clocks. When enabled, all the low
speed ports are looped timed. This control bit affects all the low speed ports. The device is not capable of
setting individual low speed ports into and out of looped timed mode. See the block diagram in Figures
1A and 1B for more details.
0 = disable loop timed mode (LRCLK is not used to replace the associated LTCLK)
1 = enable loop timed mode (LRCLK replaces the associated LTCLK)
Register Name:
MC2
Register Description:
Master Configuration Register 2
Register Address:
04h
Bit #
7
6
5
4
Name
n/a
n/a
HTDATL
HTDATH
Default
-
-
0
0
Bit #
15
14
13
12
Name
n/a
n/a
n/a
n/a
Default
-
-
-
-
3
2
1
0
HRDATI HRCLKI HTDATI HTCLKI
0
0
0
0
11
10
9
8
LRDATI LRCLKI
0
LTDATI
0
LTCLKI
0
0
相關PDF資料 |
PDF描述 |
|---|---|
| DS3112N | RECT BRIDGE GPP 15A 600V GBJ |
| DS3112RD | RECT BRIDGE GPP 15A 800V GBJ |
| DS3134 | Chateau Channelized T1 And E1 And HDLC Controller |
| DS3160 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| DS3171 | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS3112+ | 功能描述:網(wǎng)絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112+W | 功能描述:網(wǎng)絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112D1 | 功能描述:網(wǎng)絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112D1+ | 功能描述:網(wǎng)絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112DK | 功能描述:網(wǎng)絡開發(fā)工具 DS3112 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。