- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366978 > CY28510 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號： | CY28510 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數(shù)： | 4/13頁 |
| 文件大?。?/td> | 93K |
| 代理商： | CY28510 |
CY28510
Document #: 38-07542 Rev. **
Page 4 of 13
....
Data bytes from master/Acknowledge
39:46
Data byte 0 from slave – 8 bits
....
Data Byte N – 8 bits
47
Acknowledge
....
Acknowledge from slave
48:55
Data byte 1 from slave – 8 bits
....
Stop
56
Acknowledge
....
Data bytes from slave/acknowledge
....
Data byte N from slave – 8 bits
....
Not acknowledge
....
Stop
Table 2. Block Read and Block Write Protocol
(continued)
Block Write Protocol
Block Read Protocol
Bit
Description
Bit
Description
Table 3. Byte Read and Byte Write Protocol
Byte Write Protocol
Byte Read Protocol
Bit
Description
Bit
Description
1
Start
1
Start
2:8
Slave address – 7 bits
2:8
Slave address – 7 bits
9
Write = 0
9
Write = 0
10
Acknowledge from slave
10
Acknowledge from slave
11:18
Command Code – 8 bits
'1xxxxxxx' stands for byte operation, bits[6:0] of
the command code represents the offset of the
byte to be accessed
11:18
Command Code – 8 bits
'1xxxxxxx' stands for byte operation, bits[6:0]
of the command code represents the offset
of the byte to be accessed
19
Acknowledge from slave
19
Acknowledge from slave
20:27
Data byte from master – 8 bits
20
Repeat start
28
Acknowledge from slave
21:27
Slave address – 7 bits
29
Stop
28
Read = 1
29
Acknowledge from slave
30:37
Data byte from slave – 8 bits
38
Not acknowledge
39
Stop
Serial Control Registers
Byte 0: Clock Enable Register 1
Bit
7
6
5
4
3
2
1
0
@Pup
1
1
1
1
1
1
1
1
Name
CLKG0_0
CLKG0_1
CLKG0_2
CLKG0_3
CLKG0_4
CLKG0_5
CLKG0_6
CLKG0_7
Description
1 = enabled, 0 = tri-state
1 = enabled, 0 = tri-state
1 = enabled, 0 = tri-state
1 = enabled, 0 = tri-state
1 = enabled, 0 = tri-state
1 = enabled, 0 = tri-state
1 = enabled, 0 = tri-state
1 = enabled, 0 = tri-state
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2901CDC | Microprocessor Slice |
| CY2901CDMB | Microprocessor Slice |
| CY2907PC-03 | CPU System Clock Generator |
| CY2907PC-05 | CPU System Clock Generator |
| CY2907PC-10 | CPU System Clock Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28510OC | 制造商:Rochester Electronics LLC 功能描述:PERIPHERAL I/O CLOCK GENERATOR - Bulk |
| CY28510OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Peripheral I/O Clock Generator |
| CY28512ZC-2 | 制造商:Cypress Semiconductor 功能描述: |
| CY28512ZC-2T | 制造商:Cypress Semiconductor 功能描述: |
| CY28514 WAF | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。