參數(shù)資料
型號: CS8420-CSZ
廠商: Cirrus Logic Inc
文件頁數(shù): 64/94頁
文件大小: 0K
描述: IC SAMPLE RATE CONVERTER 28SOIC
標準包裝: 27
類型: 采樣率轉換器
應用: CD-R,DAT,DVD,MD,VTR
安裝類型: 表面貼裝
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應商設備封裝: 28-SOIC
包裝: 管件
產(chǎn)品目錄頁面: 759 (CN2011-ZH PDF)
配用: 598-1782-ND - EVALUATION BOARD FOR CS8420
其它名稱: 598-1125-5
DS245F4
67
CS8420
13.5
Hardware Mode 4 Description
(Transceive Data Flow, No SRC)
Hardware mode 4 data flow is shown in Figure 27. Audio data is input via the AES3 receiver, and routed to
the serial audio output port. Different audio data synchronous to RMCK may be input into the serial audio
input port, and output via the AES3 transmitter.
The channel status data, user data, and validity bit information are handled in two alternative modes: 4A
and 4B, determined by a start-up resistor on the COPY pin. In mode 4A, the received PRO, COPY, ORIG,
EMPH, and AUDIO channel status bits are output on pins. The transmitted channel status bits are copied
from the received channel status data, and the transmitted U and V bits are 0.
In mode 4B, only the COPY and ORIG pins are output, and reflect the received channel status data. The
transmitted channel status bits, user data, and validity bits are input serially via the PRO/C, EMPH/U, and
AUDIO/V pins. Figure 20 shows the timing requirements.
The APMS pin allows the serial audio input port to be set to master or slave.
If a validity, parity, bi-phase, or lock receiver error occurs, the current audio sample is passed unmodified
to the serial audio output port.
Start-up options are shown in Table 13, and allow choice of the serial audio output port as a master or slave,
whether TCBL is an input or an output, the audio serial ports formats, and the source of the transmitted C,
U, and V data.
The following pages contain the detailed pin descriptions for Hardware mode 4.
AES3
Encoder
&Tx
Serial
Audio
Output
AES3 Rx
&
Decoder
C&Ubit Data Buffer
RXP
RXN
OLRCK
OSCLK
SDOUT
TXP
TXN
RMCK
RERR
COPY ORIG EMPH/U AUDIO/V
TCBL
DFC0
DFC1
VD+
H/S
Power supply pins (VD+, VA+, DGND, AGND) & the reset pin (RST) and the PLL filter pin (FILT)
are omitted from this diagram. Please refer to the Typical Connection Diagram for hook-up details.
VD+
Serial
Audio
Input
ILRCK
ISCLK
SDIN
PRO/C
APMS
Figure 27. Hardware Mode 4 - Transceive Data Flow, Without SRC
相關PDF資料
PDF描述
15280-18PG-321 CONN JACK 18POS CABLE PIN
CS496112-CQZ IC DSP 32BIT 8CH SER I/O 144LQFP
CS181022-CQZ IC COBRANET CS181022 144LQFP
AD1896AYRSZ IC CONV SAMPLE RATE ASYNC 28SSOP
CS6422-CSZ IC SPEAKERPHONE ENHANCED 20SOIC
相關代理商/技術參數(shù)
參數(shù)描述
CS8420-CSZ/D1 制造商:Cirrus Logic 功能描述:
CS8420-CSZR 功能描述:音頻 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
CS8420-CSZR/D1 制造商:Cirrus Logic 功能描述:
CS8420-DS 功能描述:音頻 DSP Digital Audio Sample Rate Converter RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
CS8420-DSR 功能描述:音頻 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube