- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10253 > CS8420-CSZ (Cirrus Logic Inc)IC SAMPLE RATE CONVERTER 28SOIC PDF資料下載
參數(shù)資料
| 型號： | CS8420-CSZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 16/94頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SAMPLE RATE CONVERTER 28SOIC |
| 標準包裝： | 27 |
| 類型： | 采樣率轉(zhuǎn)換器 |
| 應用： | CD-R，DAT，DVD，MD，VTR |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應商設(shè)備封裝： | 28-SOIC |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 759 (CN2011-ZH PDF) |
| 配用： | 598-1782-ND - EVALUATION BOARD FOR CS8420 |
| 其它名稱： | 598-1125-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
DS245F4
23
CS8420
7.1.4
Channel Status Data Handling
The first 2 bytes of the Channel Status block are decoded into the Receiver Channel Status register. The
setting of the CHS bit in the Channel Status Data Buffer Control register determines whether the channel
status decodes are from the A channel (CHS = 0) or B channel (CHS = 1).
The PRO (professional) bit is extracted directly. Also, for consumer data, the COPY (copyright) bit is ex-
tracted, and the category code and L bits are decoded to determine SCMS status, indicated by the ORIG
(original) bit. Finally, the AUDIO bit is extracted, and used to set an AUDIO indicator, as described in the
Non-Audio Auto Detection section below.
If 50/15 s pre-emphasis is detected, then this is reflected in the state of the EMPH pin.
The encoded sample word length channel status bits are decoded according to AES3-1992 or IEC 60958.
If the AES3 receiver is the data source for the SRC, then the SRC audio input data is truncated according
to the channel status word length settings. Audio data routed to the serial audio output port is unaffected
by the word length settings; all 24 bits are passed on as received.
“Channel Status and User Data Buffer Management” on page 81 describes the overall handling of CS and
U data.
7.1.5
User Data Handling
The incoming user data is buffered in a user-accessible buffer. Various automatic modes of re-transmit-
ting received U data are provided. “Channel Status and User Data Buffer Management” on page 81 de-
scribes the overall handling of CS and U data.
Received U data may also be output to the U pin, under the control of a control register bit. Depending on
the data flow and clocking options selected, there may not be a clock available to qualify the U data output.
Figure 19 illustrates the timing.
If the incoming user data bits have been encoded as Q-channel subcode, the data is decoded and pre-
sented in 10 consecutive register locations. An interrupt may be enabled to indicate the decoding of a new
Q-channel block, which may be read via the control port.
RCBL
out
VLRCK
C, U
Output
RCBL and C output are only available in hardware mode 5.
RCBL goes high 2 frames after receipt of a Z pre-amble, and is high for 16 frames.
VLRCK is a virtual word clock, which may not exist, but is used to illustrate the CU timing.
VLRCK duty cycle is 50%. VLRCK frequency is always equal to the incoming frame rate.
If no SRC is used, and the serial audio output port is in master mode, VLRCK = OLRCK.
If the serial audio output port is in slave mode, then VLRCK needs to be externally created, if required.
C, U transitions are aligned within 1% of VLRCK period to VLRCK edges
±
Figure 19. AES3 Receiver Timing for C & U Pin Output Data
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 15280-18PG-321 | CONN JACK 18POS CABLE PIN |
| CS496112-CQZ | IC DSP 32BIT 8CH SER I/O 144LQFP |
| CS181022-CQZ | IC COBRANET CS181022 144LQFP |
| AD1896AYRSZ | IC CONV SAMPLE RATE ASYNC 28SSOP |
| CS6422-CSZ | IC SPEAKERPHONE ENHANCED 20SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS8420-CSZ/D1 | 制造商:Cirrus Logic 功能描述: |
| CS8420-CSZR | 功能描述:音頻 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
| CS8420-CSZR/D1 | 制造商:Cirrus Logic 功能描述: |
| CS8420-DS | 功能描述:音頻 DSP Digital Audio Sample Rate Converter RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
| CS8420-DSR | 功能描述:音頻 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。