參數(shù)資料
型號： CS8420-CSZ
廠商： Cirrus Logic Inc
文件頁數(shù)： 49/94頁
文件大小： 0K
描述： IC SAMPLE RATE CONVERTER 28SOIC
標(biāo)準(zhǔn)包裝： 27
類型： 采樣率轉(zhuǎn)換器
應(yīng)用： CD-R，DAT，DVD，MD，VTR
安裝類型： 表面貼裝
封裝/外殼： 28-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 28-SOIC
包裝： 管件
產(chǎn)品目錄頁面： 759 (CN2011-ZH PDF)
配用： 598-1782-ND - EVALUATION BOARD FOR CS8420
其它名稱： 598-1125-5
DS245F4
53
CS8420
EMPH - Pre-Emphasis Indicator Output
EMPH is low when the incoming AES3 data indicates the presence of 50/15
μs pre-emphasis. When the AES3 data
indicates the absence of pre-emphasis or the presence of other than 50/15
μs pre-emphasis EMPH is high. This is
also a start-up option pin, and requires a 47 k
Ω resistor to either VD+ or DGND, which determines the AD2 address
bit for the control port in IC mode.
Audio Output Interface:
SDOUT - Serial Audio Output Port Data Output
Audio data serial output pin.
OSCLK - Serial Audio Output Port Bit Clock Input or Output
Serial bit clock for audio data on the SDOUT pin.
OLRCK - Serial Audio Output Port Left/Right Clock Input or Output
Word rate clock for the audio data on the SDOUT pin. The frequency will be at the output sample rate (Fso)
AES3/SPDIF Transmitter Interface:
TCBL - Transmit Channel Status Block Start
This pin can be configured as an input or output. When operated as output, TCBL is high during the first sub-frame
of a transmitted channel status block, and low at all other times. When operated as input, driving TCBL high for at
least three OMCK (or RMCK, depending on which clock is operating the AES3 encoder block) clocks will cause the
next transmitted sub-frame to be the start of a channel status block.
TXN, TXP - Differential Line Driver Outputs
Differential line driver outputs, transmitting AES3 type data. Drivers are pulled to low while the CS8420 is in the reset
state.
Control Port Signals:
SCL/CCLK - Control Port Clock
SCL/CCLK is the serial control interface clock, and is used to clock control data bits into and out of the CS8420.
AD0/CS - Address Bit 0 (IC) / Control Port Chip Select (SPI)
A falling edge on this pin puts the CS8420 into SPI Control Port mode. With no falling edge, the CS8420 defaults to
IC mode. In IC mode, AD0 is a chip address pin. In SPI mode, CS is used to enable the control port interface on
the CS8420.
AD1/CDIN - Address Bit 1 (IC) / Serial Control Data In (SPI)
In IC mode, AD1 is a chip address pin. In SPI mode, CDIN is the input data line for the control port interface
SDA/CDOUT - Serial Control Data I/O (IC) / Data Out (SPI)
In IC mode, SDA is the control I/O data line. SDA is open drain and requires an external pull-up resistor to VD+. In
SPI mode, CDOUT is the output data from the control port interface on the CS8420.
相關(guān)PDF資料
PDF描述
15280-18PG-321 CONN JACK 18POS CABLE PIN
CS496112-CQZ IC DSP 32BIT 8CH SER I/O 144LQFP
CS181022-CQZ IC COBRANET CS181022 144LQFP
AD1896AYRSZ IC CONV SAMPLE RATE ASYNC 28SSOP
CS6422-CSZ IC SPEAKERPHONE ENHANCED 20SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS8420-CSZ/D1 制造商:Cirrus Logic 功能描述:
CS8420-CSZR 功能描述:音頻 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
CS8420-CSZR/D1 制造商:Cirrus Logic 功能描述:
CS8420-DS 功能描述:音頻 DSP Digital Audio Sample Rate Converter RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
CS8420-DSR 功能描述:音頻 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*