參數資料
型號: CS8420-CSZ
廠商: Cirrus Logic Inc
文件頁數: 52/94頁
文件大?。?/td> 0K
描述: IC SAMPLE RATE CONVERTER 28SOIC
標準包裝: 27
類型: 采樣率轉換器
應用: CD-R,DAT,DVD,MD,VTR
安裝類型: 表面貼裝
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應商設備封裝: 28-SOIC
包裝: 管件
產品目錄頁面: 759 (CN2011-ZH PDF)
配用: 598-1782-ND - EVALUATION BOARD FOR CS8420
其它名稱: 598-1125-5
56
DS245F4
CS8420
13.2
Hardware Mode 1 Description (DEFAULT Data Flow, AES3 Input)
Hardware Mode 1 data flow is shown in Figure 24. Audio data is input via the AES3 receiver, and rate con-
verted. The audio data at the new rate is then output both via the serial audio output port and via the AES3
transmitter.
The channel status data, user data and validity bit information are handled in four alternative modes: 1A and
1B, determined by a start-up resistor on the COPY pin. In mode 1A, the received PRO, COPY, ORIG, EM-
PH, and AUDIO channel status bits are output on pins. The transmitted channel status bits are copied from
the received channel status data, and the transmitted U and V bits are 0.
In mode 1B, only the COPY and ORIG pins are output, and reflect the received channel status data. The
transmitted channel status bits, user data and validity bits are input serially via the PRO/C, EMPH/U and
AUDIO/V pins. Figure 20 shows the timing requirements.
Start-up options are shown in Table 8, and allow choice of the serial audio output port as a master or slave,
choice of four serial audio output port formats, and the source for transmitted C, U and V data. The following
pages contain the detailed pin descriptions for Hardware mode 1.
If a validity, parity, bi-phase, or lock receiver error occurs, the current audio sample will be held.
SDOUT
RMCK
RERR
COPY
Function
LO
-
Serial Output Port is Slave
HI
-
Serial Output Port is Master
-
LO
Mode1A: C transmitted data is copied from received data, U & V = 0,
received PRO, EMPH, AUDIO are visible.
-
HI
Mode 1B: CUV transmitted data is input serially on pins, received PRO,
EMPH, AUDIO are not visible
-
LO
Serial Output Format OF1
-
LO
HI
Serial Output Format OF2
-
HI
LO
Serial Output Format OF3
-
HI
Serial Output Format OF4
Table 8. Hardware Mode 1 Start-Up Options
AES3
Encoder
&Tx
Serial
Audio
Output
AES3 Rx
&
Decoder
Sample
Rate
Converter
C&Ubit Data Buffer
Clocked by
Output Clock
Clocked by
Input Derived Clock
RXP
RXN
OLRCK
OSCLK
SDOUT
TXP
TXN
RMCK
RERR
COPY ORIG EMPH/U
TCBLD
PRO/C
AUDIO/V
TCBL
MUTE
DFC0
DFC1
S/AES
VD+
H/S
Output
Clock
Source
OMCK
Power supply pins (VD+, VA+, DGND, AGND), the reset pin (RST) and the PLL filter pin (FILT)
are omitted from this diagram. Please refer to the Typical Connection Diagram for hook-up details.
Figure 24. Hardware Mode 1 - Default Data Flow, AES3 Input
相關PDF資料
PDF描述
15280-18PG-321 CONN JACK 18POS CABLE PIN
CS496112-CQZ IC DSP 32BIT 8CH SER I/O 144LQFP
CS181022-CQZ IC COBRANET CS181022 144LQFP
AD1896AYRSZ IC CONV SAMPLE RATE ASYNC 28SSOP
CS6422-CSZ IC SPEAKERPHONE ENHANCED 20SOIC
相關代理商/技術參數
參數描述
CS8420-CSZ/D1 制造商:Cirrus Logic 功能描述:
CS8420-CSZR 功能描述:音頻 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
CS8420-CSZR/D1 制造商:Cirrus Logic 功能描述:
CS8420-DS 功能描述:音頻 DSP Digital Audio Sample Rate Converter RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
CS8420-DSR 功能描述:音頻 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube