參數(shù)資料
型號(hào): CS5346-CQZR
廠商: Cirrus Logic Inc
文件頁(yè)數(shù): 14/38頁(yè)
文件大小: 0K
描述: IC ADC AUD 103DB 200KHZ 48-LQFP
標(biāo)準(zhǔn)包裝: 2,000
位數(shù): 24
采樣率(每秒): 200k
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 250mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類(lèi)型: 6 個(gè)單端,單極
配用: 598-1790-ND - BOARD EVAL FOR CS5346
DS861PP3
21
CS5346
5.4
Analog Input Multiplexer, PGA, and Mic Gain
The CS5346 contains a stereo 6-to-1 analog input multiplexer followed by a programmable gain amplifier
(PGA). The input multiplexer can select one of six possible stereo analog input sources and route it to the
PGA. Analog inputs 4A and 4B are able to insert a +32 dB (+40x) gain stage before the input multiplexer,
allowing them to be used for microphone-level signals without the need for any external gain. The PGA
stage provides 12 dB (4x) adjustment in 0.5 dB steps. Figure 9 shows the architecture of the input multi-
plexer, PGA, and microphone gain stages.
The ““Analog Input Selection (Bits 2:0)” on page 32” outlines the bit settings necessary to control the input
- Address 08h” on page 31 outline the register settings necessary to control the PGA. By default, line-
level input 1 is selected, and the PGA is set to 0 dB.
5.5
Input Connections
The analog modulator samples the input at 6.144 MHz (MCLK=12.288 MHz). The digital filter will reject sig-
nals within the stopband of the filter. However, there is no rejection for input signals
which are
(n 6.144 MHz) the digital passband frequency, where n=0,1,2,... Refer to the Typical Connection Diagram
for the recommended analog input circuit that will attenuate noise energy at 6.144 MHz. The use of capac-
itors which have a lar ge voltage coefficient (such as ge neral-purpose ceramics) must be avoided since
these can degrade signal linearity. Any unused analog input pairs should be left unconnected.
5.5.1
Analog Input Configuration for 1 VRMS Input Levels
The CS5346 PGA, excluding the input multiplexer, is shown in Figure 10 with nominal component values.
Interfacing to this circuit is a relatively simple matter and several options are available. The simplest option
is shown in Figure 11. However, it may be advantageous in some applications to provide a low-pass filter
prior to the PGA to prevent radio frequency interference within the amplifier. The circuit shown in Figure 12
MUX
+32 dB
AIN1A
AIN2A
AIN3A
AIN4A/MICIN1
AIN5A
AIN6A
PGA
MUX
+32 dB
AIN1B
AIN2B
AIN3B
AIN4B/MICIN2
AIN5B
AIN6B
Analog Input
Selection Bits
Channel A
PGA Gain Bits
Channel B
PGA Gain Bits
Out to ADC
Channel A
Out to ADC
Channel B
PGA
Figure 9. Analog Input Architecture
相關(guān)PDF資料
PDF描述
CS5351-BZZ IC ADC AUD 108DB 204KHZ 24-TSSOP
CS5361-DZZ IC ADC AUD 114DB 204KHZ 24-TSSOP
CS5364-CQZR IC ADC 4CH 114DB 216KHZ 48-LQFP
CS5366-DQZR IC ADC 6CH 114DB 216KHZ 48-LQFP
CS5368-DQZ IC ADC 8CH 114DB 216KHZ 48-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5346-DQZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 103dB 24Bit 192kHz Stereo Audio ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5346-DQZR 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 103dB 24Bit 192kHz Stereo Audio ADC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類(lèi)型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
CS5349-000 制造商:TE Connectivity 功能描述:4110-10-340812
CS5349-BP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 16-Bit
CS5349-BS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 16-Bit