- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PS7110-VI-A (CIRRUS LOGIC INC) Low-Power System-on-a-Chip PDF資料下載
參數(shù)資料
| 型號： | CL-PS7110-VI-A |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Low-Power System-on-a-Chip |
| 中文描述： | MROM, RISC MICROCONTROLLER, PQFP208 |
| 封裝： | VQFP-208 |
| 文件頁數(shù)： | 28/82頁 |
| 文件大小： | 1101K |
| 代理商： | CL-PS7110-VI-A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
DATA BOOK v1.5
May 1997
28
FUNCTIONAL DESCRIPTION
CL-PS7110
Low-Power System-on-a-Chip
The system-only transitions to the operating state from the standby state if either the NEXTPWR or
BATOK, and the NPWRFL inputs are high. This prevents the system from attempting to start when the
power supply is inadequate (for example, when the main batteries are dead).
Figure 1-8
shows a state diagram for the CL-PS7110.
Figure 1-8. State Diagram
1.2.20 Power Management
The CL-PS7110 is designed for battery-based hand-held organizers/PDAs and wireless communicators.
Minimizing power dissipation was a key design parameter. This required a holistic design approach in
which many power-saving features provide significant power reduction.
Low power consumption was also a key goal in the development and VLSI implementation of the
ARM710A core, cache and MMU.
Throughout the CL-PS7110, transition-avoidance techniques are used to minimize the power consump-
tion of CMOS switching currents. For example, clocks to unused peripherals are ‘gated-out’ at source
(where possible) rather than simply asserting the reset signal to the blocks. The main clock divider uses
ripple count stages where possible to generate clocks that are not required to be synchronous with the
main bus clock.
There are five FIFOs in the design. To save power and die area, a custom asynchronous ripple-through
design is employed. Parameterized gates are used in the ripple-through data-latching stages of the FIFO
(and in many places in the ARM710A) to optimize loading/drive ratios.
The on-chip oscillators and PLL save significant system power, removing the need for high-frequency
clocks on the main PCB. For memory and I/O devices that require clocking, CL-PS7110 can provide the
18.432-MHz master clock externally, but this is only enabled for the duration of the I/O cycle. The use of
a separate 32.768-kHz oscillator allows the Standby mode power consumption to be much lower than if
the 1-Hz clock has been divided-down from the main oscillator.
In normal operation, the display of video data on the LCD requires a significant proportion of system
power. To help minimize this, the DRAM row/column address lines are multiplexed-out in reverse order on
the high-order bits of the main address bus. This means that the most frequently changing address bits
INTERRUPT OR RISING WAKEUP
WRITE TO STANDBY LOCATION, POWER FAIL
OR USER RESET
INTERRUPT, POWER FAIL
OR USER RESET
WRITE TO HALT LOCATION
IDLE
STANDBY
ACTIVE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS7110 | Low-Power System-on-a-Chip |
| CL-PS7111 | Low-Power System-on-a-Chip |
| CL-PS7111-VC-A | Low-Power System-on-a-Chip |
| CL-PS7500FE | System-on-a Chip for Internet Appliance |
| CL-SH8665 | Integrated ATA Drive microcontroller(集成ATA驅(qū)動微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PS7111 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111-VC-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7500FE | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:System-on-a Chip for Internet Appliance |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。