- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PS7110-VI-A (CIRRUS LOGIC INC) Low-Power System-on-a-Chip PDF資料下載
參數(shù)資料
| 型號： | CL-PS7110-VI-A |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Low-Power System-on-a-Chip |
| 中文描述： | MROM, RISC MICROCONTROLLER, PQFP208 |
| 封裝： | VQFP-208 |
| 文件頁數(shù)： | 15/82頁 |
| 文件大?。?/td> | 1101K |
| 代理商： | CL-PS7110-VI-A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
May 1997
15
DATA BOOK v1.5
FUNCTIONAL DESCRIPTION
CL-PS7110
Low-Power System-on-a-Chip
word accesses are produced by cache line fetches and block data transfer instructions. They can be con-
sidered a burst of word reads.
Reads
For byte reads, the CL-PS7110 will rotate the data if needed so that, regardless of the width of the mem-
ory bank, the addressed byte is in the correct position. The remaining bytes will be filled with zeros. Nor-
mally, word accesses to non-word aligned addresses cause an alignment fault. However, if the alignment
fault check in the MMU is not enabled, a word read from an address offset from a word boundary will
cause the data to be rotated into the register as if it were a byte read. Half-word aligned reads will place
the data in correct bytes of the register. Two shift operations are then required to zero-fill or sign extend
the data.
Writes
During byte writes, the data is replicated on each of the four bytes of the data bus. For DRAM writes, there
is CAS line per byte and only the CAS for the correct byte is enabled. For writes to byte-wide ROM/expan-
sion banks, the nMWE signal is directly used as the write enable. For writable 16-bit ROM/expansion
banks, two write enables must be decoded from the WORD, nMWE and address line A0 (refer to
Figure 1-2
). For writable 32-bit ROM/expansion banks, four write enables must be decoded from the same
signals plus the A1 address line. A byte write always causes a single bus cycle. Word writes to word-
aligned addresses are handled by the CL-PS7110, regardless of the width of the ROM/expansion bank.
Accesses to 8- or 16-bit-wide banks will cause multiple bus cycles (refer to
Figure 1-3
). Word writes to
non-word-aligned addresses normally cause a alignment fault. If the alignment fault check in the MMU is
not enabled, non-aligned work writes act as if both low address bits were zero.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS7110 | Low-Power System-on-a-Chip |
| CL-PS7111 | Low-Power System-on-a-Chip |
| CL-PS7111-VC-A | Low-Power System-on-a-Chip |
| CL-PS7500FE | System-on-a Chip for Internet Appliance |
| CL-SH8665 | Integrated ATA Drive microcontroller(集成ATA驅(qū)動微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PS7111 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111-VC-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7500FE | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:System-on-a Chip for Internet Appliance |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。