參數(shù)資料
型號： ATMEGA1284-PU
廠商： Atmel
文件頁數(shù)： 34/160頁
文件大小： 0K
描述： IC MCU AVR 128K FLASH 40PDIP
產品培訓模塊： MCU Product Line Introduction
megaAVR Introduction
標準包裝： 10
系列： AVR® ATmega
核心處理器： AVR
芯體尺寸： 8-位
速度： 20MHz
連通性： I²C，SPI，UART/USART
外圍設備： 欠壓檢測/復位，POR，PWM，WDT
輸入/輸出數(shù)： 32
程序存儲器容量： 128KB（64K x 16）
程序存儲器類型： 閃存
EEPROM 大?。?/td> 4K x 8
RAM 容量： 16K x 8
電壓 - 電源 (Vcc/Vdd)： 1.8 V ~ 5.5 V
數(shù)據(jù)轉換器： A/D 8x10b
振蕩器型： 內部
工作溫度： -40°C ~ 85°C
封裝/外殼： 40-DIP（0.600"，15.24mm）
包裝： 管件
配用： ATSTK600-RC05-ND - STK600 ROUTING CARD AVR
129
8272E–AVR–04/2013
ATmega164A/PA/324A/PA/644A/PA/1284/P
OCRnx Registers are written. As the third period shown in Figure 16-8 illustrates, changing the
TOP actively while the Timer/Counter is running in the phase correct mode can result in an
unsymmetrical output. The reason for this can be found in the time of update of the OCRnx Reg-
ister. Since the OCRnx update occurs at TOP, the PWM period starts and ends at TOP. This
implies that the length of the falling slope is determined by the previous TOP value, while the
length of the rising slope is determined by the new TOP value. When these two values differ the
two slopes of the period will differ in length. The difference in length gives the unsymmetrical
result on the output.
It is recommended to use the phase and frequency correct mode instead of the phase correct
mode when changing the TOP value while the Timer/Counter is running. When using a static
TOP value there are practically no differences between the two modes of operation.
In phase correct PWM mode, the compare units allow generation of PWM waveforms on the
OCnx pins. Setting the COMnx1:0 bits to two will produce a non-inverted PWM and an inverted
PWM output can be generated by setting the COMnx1:0 to three (See Table on page 134). The
actual OCnx value will only be visible on the port pin if the data direction for the port pin is set as
output (DDR_OCnx). The PWM waveform is generated by setting (or clearing) the OCnx Regis-
ter at the compare match between OCRnx and TCNTn when the counter increments, and
clearing (or setting) the OCnx Register at compare match between OCRnx and TCNTn when
the counter decrements. The PWM frequency for the output when using phase correct PWM can
be calculated by the following equation:
The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).
The extreme values for the OCRnx Register represent special cases when generating a PWM
waveform output in the phase correct PWM mode. If the OCRnx is set equal to BOTTOM the
output will be continuously low and if set equal to TOP the output will be continuously high for
non-inverted PWM mode. For inverted PWM the output will have the opposite logic values. If
OCR1A is used to define the TOP value (WGM13:0 = 11) and COM1A1:0 = 1, the OC1A output
will toggle with a 50% duty cycle.
16.10.5
Phase and Frequency Correct PWM mode
The phase and frequency correct Pulse Width Modulation, or phase and frequency correct PWM
mode (WGMn3:0 = 8 or 9) provides a high resolution phase and frequency correct PWM wave-
form generation option. The phase and frequency correct PWM mode is, like the phase correct
PWM mode, based on a dual-slope operation. The counter counts repeatedly from BOTTOM
(0x0000) to TOP and then from TOP to BOTTOM. In non-inverting Compare Output mode, the
Output Compare (OCnx) is cleared on the compare match between TCNTn and OCRnx while
upcounting, and set on the compare match while downcounting. In inverting Compare Output
mode, the operation is inverted. The dual-slope operation gives a lower maximum operation fre-
quency compared to the single-slope operation. However, due to the symmetric feature of the
dual-slope PWM modes, these modes are preferred for motor control applications.
The main difference between the phase correct, and the phase and frequency correct PWM
mode is the time the OCRnx Register is updated by the OCRnx Buffer Register, (see Figure 16-
The PWM resolution for the phase and frequency correct PWM mode can be defined by either
ICRn or OCRnA. The minimum resolution allowed is 2-bit (ICRn or OCRnA set to 0x0003), and
f
OCnxPCPWM
fclk_I/O
2 NTOP
----------------------------
=
相關PDF資料
PDF描述
VE-B2M-IY-F3 CONVERTER MOD DC/DC 10V 50W
VE-B2M-IY-F2 CONVERTER MOD DC/DC 10V 50W
ATMEGA3250V-8AU IC AVR MCU 32K 8MHZ 100TQFP
ATMEGA3250-16AU IC AVR MCU 32K 16MHZ 100TQFP
VE-B2L-IY-F3 CONVERTER MOD DC/DC 28V 50W
相關代理商/技術參數(shù)
參數(shù)描述
ATMEGA1284P-XPLD 功能描述:開發(fā)板和工具包 - AVR MEGA-1284P Xplained Evaluation kit RoHS:否 制造商:Arduino 產品:Evaluation Boards 工具用于評估:ATMega32U4 核心:AVR 接口類型:I2C, UART, USB 工作電源電壓:6 V to 20 V
ATMEGA1284RFR2-ZF 制造商:Atmel Corporation 功能描述:2.4GHZ 128K SOC 48PIN IND 125C TRAY - Trays 制造商:Atmel Corporation 功能描述:IC MCU 8BIT 128KB FLASH 48VQFN 制造商:Atmel Corporation 功能描述:2.4GHZ 128K SOC 48pin Ind 125C Tray
ATMEGA1284RFR2-ZFR 制造商:Atmel Corporation 功能描述:2.4GHZ 128K SOC 48 PIN IND125C T&R - Tape and Reel 制造商:Atmel Corporation 功能描述:IC MCU 8BIT 128KB FLASH 48VQFN 制造商:Atmel Corporation 功能描述:2.4GHZ 128K SOC 48 pin Ind125C T&R
ATMEGA1284RFR2-ZU 制造商:Atmel Corporation 功能描述:2.4GHZ 802.15.4 128K SOC 48PIN TRAY - Trays 制造商:Atmel Corporation 功能描述:IC MCU 8BIT 128KB FLASH 48VQFN 制造商:Atmel Corporation 功能描述:2.4GHZ 802.15.4 128K SOC 48pin Tray
ATMEGA1284RFR2-ZUR 制造商:Atmel Corporation 功能描述:2.4GHZ 802.15.4 128K SOC 48PIN T&R - Tape and Reel 制造商:Atmel Corporation 功能描述:IC MCU 8BIT 128KB FLASH 48VQFN 制造商:Atmel Corporation 功能描述:2.4GHZ 802.15.4 128K SOC 48pin T&R
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*